

Modulation Scheme for Three-Phase Differential-Mode Ćuk Inverter

Siamak Mehrnami, *Student Member, IEEE*, Sudip K. Mazumder, *Senior Member, IEEE*,
and Harshit Soni, *Student Member, IEEE*

Abstract—Three-phase differential-mode inverters are single-stage inverters, which have the potential to reduce the number of devices and cost with higher power density. Among such inverter topologies, differential-mode three-phase Ćuk inverter (DTCI) has some advantage over other topologies, including modularity, lower number of switches, bidirectional power flow capability, and galvanic isolation. DTCI is a promising configuration for renewable-/alternative-energy applications with isolated and non-isolated structures. The continuous modulation scheme (CMS), which was introduced originally for the DTCI, activates all of three modules of the inverter. CMS increases the circulating power in modules and hence increases inverter power loss. This paper describes a discontinuous modulation scheme (DMS) for the DTCI which deactivates one module at a time resulting in a discontinuous operation of the inverter modules. The experimental open- and closed-loop results of DMS- and CMS-based DTCI are provided and compared. DMS reduces the circulating power, device voltage ratings, and mitigates the DTCI losses. The DTCI exhibits a nonlinear voltage gain with both DMS and CMS. It has been demonstrated that by feed-forwarding the input voltage and incorporating a static linearization method, the harmonic distortion of the output voltage is considerably reduced.

Index Terms—Ćuk, differential-mode, feed-forward, high-frequency link, inverter, linearization, modulation, rectifier, renewable/alternative energy, single stage, switched-mode power supply (SMPS), three phase.

I. INTRODUCTION

As photovoltaics, batteries, and other renewable/alternative power sources continue their rapid growth, inverters are getting increasingly important both economically and environmentally. Many topologies have been introduced for three-phase inverters in the literature [1]–[3]. A typical transformer-less topology has a bridge architecture [4], [5]. It can be cascaded with boost converter on the dc side to achieve a peak gain higher than unity [6]. These topologies may yield common-mode leakage current for some applications [7], [8]. For some other applications, higher peak voltage gain requirement may give rise to the need for a transformer [9]. Given the need for low-cost inverter with galvanic isolation, high-frequency-link (HFL) inverters have emerged as a potential front runner [10]–[15]. The simplest HFL topology often has a multistage topological




Fig. 1. Illustration of the DTCI topology, which comprises three modules (Module A, Module B, and Module C).

architecture to accommodate the high-frequency transformer. The stages of multistage topology may be decoupled by a dc-link capacitor or dc-link inductor [16]. That may add to system cost, reliability, loss, and power density. Slightly modified topologies have been presented [10], [12]. They remove the dc link capacitor/inductor by using special modulation techniques [14]–[16], while they may achieve reduction in switching loss. Overall, for low-power applications, the cost-benefit tradeoff of a multistage HFL inverter topology requires careful attention. As such, for low-power three-phase HFL inverter applications, there is an enhanced thrust to seek single-stage topological solutions [17]–[20].

Single-stage topologies [21] are categorized, reviewed, and compared in [3]. Input-series output-parallel topologies are introduced in [22] and [23]. Three-phase SEPIC-based inverter is shown by Diab *et al.* [24]. Differential-mode single-phase Ćuk inverter is introduced in [25], and its design and modulation are presented in [26] and [27]. In [22] and [28], it is shown that topological embodiment of the differential inverter with Ćuk converter has some advantages. The general concept of polyphase differential inverters are introduced and the original differential-mode three-phase Ćuk inverter (DTCI) topology is proposed in [29]. The DTCI control and design using continuous modulation scheme (CMS) are presented by Ćuk and Erickson [30].

This paper presents the isolated DTCI as shown in Fig. 1. The isolated DTCI topology comprises three modules, which are connected in parallel at the dc side and connected to common ground at the ac side. Three phase load is connected differentially to the positive terminal of each module. The DTCI yields several useful features [30] that directly impact the cost,

Manuscript received January 1, 2015; revised April 9, 2015; accepted May 26, 2015. Recommended for publication by Associate Editor F. Gao.

The authors are with the Laboratory for Energy and Switching-Electronics Systems, Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL 60607 USA (e-mail: smehrn2@uic.edu; mazumder@uic.edu; hsoni5@uic.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2015.2442157

reliability, and power density. The DTCl comprises a limited number of switches all of which are low-side driven. Further, the inverter has the ability to support bidirectional power flow using the same set of switches and a seamless control. Yet another feature of the inverter is its ability to support voltage step-up and step-down functionalities that also enables the utility of the basic differential-mode topology for even nonisolated applications. An added capability of the HFL Ćuk inverter is its ability to support line-frequency ripple current without a large isolation transformer. Due to the presence of the two blocking capacitors on the primary and secondary sides of the transformer, the magnetizing current of the transformer is essentially devoid of any line-frequency current component. Finally, the possibility of coupled inductors and transformer has been introduced by Ćuk and Erickson [31], which enhances the compactness of the inverter and leads to reduced input and output ripples. The DTCl topology with a CMS outlined by Diab *et al.* [24], in which primary devices have three-phase sinusoidal modulating signals with a dc offset as common mode. The secondary-side devices are complementary with respective primary-side switch and considering a proper dead time. The common-mode dc offset of the output terminal voltages cancel each other because the load is connected differentially across the output-voltage terminals. However, this modulation scheme leads to circulation of power or reactive power flow through modules even with resistive load. This yields higher switching and conduction losses. Further, the dc offset voltage on output terminals of modules increases the peak voltages on the devices [32].

There is hardly any discussion on the need for proper modulation scheme for the DTCl in the literature [24], [25]. The discontinuous modulation to overcome the issue for single-phase differential-mode Ćuk inverter is proposed in [32]; however, there are substantial differences between implementation of modulation for single-phase and three-phase inverter. As such, this paper outlines a discontinuous modulation scheme (DMS) for the DTCl along with a description of the CMS in Section II. Further, the paper provides analytical insight into the performance comparison of DMS and CMS in Section III. The nonlinear behavior of the inverter leads to distortion of its output voltage when operating with either of the modulation schemes. A static linearization method with input voltage feed-forward is proposed to address the problem in Section IV. It has been shown that by using this method, the total harmonic distortion (THD) is reduced significantly below the acceptable level. Closed-loop control system is designed based on proportional resonant (PR) compensator [33] and experimentally implemented. Section V presents the experimentally obtained results of efficiency, device peak voltages, closed-loop transient, and THD. The experiments are carried out with proposed structures in the paper for both modulation schemes. They verify the analytical/simulation results of Section III and show the significant superiority of DMS over CMS. In the rest of the paper, the inverter refers to the DTCl.

II. MODULATION SCHEMES FOR THE DTCl

In this section, we first present the CMS for completeness of the discussion. The power flow mechanism will be presented to

point to the motivation for searching another modulation technique. Then, the DMS will be proposed as a way to reduce the circulation power. It helps to mitigate part of losses and to reduce the ratings of the active devices. Its implementation on a digital control processor is also easy as it does not involve complex control algorithms.

A. Continuous Modulation Scheme

The line voltages of the inverter (V_{AB} , V_{BC} , and V_{CA}) are calculated by subtraction of output terminal voltages (V_{out1} , V_{out2} and V_{out3}). Based on that, the normalized static line-voltage gain (g_{AB} , g_{BC} , and g_{CA}) relations can be defined as follows:

$$\begin{cases} g_{AB} = \frac{V_{AB}}{nV_{DC}} = g_A - g_B = \frac{V_{out1}}{nV_{DC}} - \frac{V_{out2}}{nV_{DC}} \\ = \left(\frac{D_a}{1-D_a} - \frac{D_c}{1-D_c} \right) \\ g_{BC} = \frac{V_{BC}}{nV_{DC}} = g_B - g_C = \frac{V_{out2}}{nV_{DC}} - \frac{V_{out3}}{nV_{DC}} \\ = \left(\frac{D_c}{1-D_c} - \frac{D_e}{1-D_e} \right) \\ g_{CA} = \frac{V_{CA}}{nV_{DC}} = g_C - g_A = \frac{V_{out3}}{nV_{DC}} - \frac{V_{out1}}{nV_{DC}} \\ = \left(\frac{D_e}{1-D_e} - \frac{D_a}{1-D_a} \right) \end{cases} \quad (1)$$

where D_a through D_e are duty cycles of switches Q_a through Q_e , respectively, V_{DC} is the dc input voltage, n is turns ratio of the transformers and g_A , g_B , and g_C represents the normalized voltage gain of the phases. The method of modulation that suggested by Barzegar and Ćuk [29] is to generate three phase sinusoidal waveforms at the output terminals of the modules. The output voltages of the modules are unipolar, thus a common-mode dc-offset is added to the sinusoidal voltages of the terminals. It is assumed that the common-mode dc-offset voltages are equal for all phases; therefore, they cancel out on the line voltages. Thus, the normalized phase-voltage gains (g_A , g_B , and g_C) of the inverter with CMS are defined as follows:

$$\begin{cases} g_A = g^* (1 + \sin(\omega t + \gamma)) \\ g_B = g^* \left(1 + \sin\left(\omega t - \frac{2\pi}{3} + \gamma\right) \right) \\ g_C = g^* \left(1 + \sin\left(\omega t - \frac{4\pi}{3} + \gamma\right) \right) \end{cases} \quad (2)$$

Line voltages are also obtained as follows, in which g^* is normalized peak phase-voltage gain, ω is angular line frequency, and γ represents an arbitrary initial phase

$$\begin{cases} V_{AB} = \sqrt{3}nV_{DC}g^*\sin\left(\omega t + \frac{\pi}{6} + \gamma\right) \\ V_{BC} = \sqrt{3}nV_{DC}g^*\sin\left(\omega t - \frac{\pi}{2} + \gamma\right) \\ V_{CA} = \sqrt{3}nV_{DC}g^*\sin\left(\omega t - \frac{7\pi}{6} + \gamma\right) \end{cases} \quad (3)$$

This modulation is called CMS because the power flows continuously in all modules. In order to understand the effect of modulation on the power loss, the flow of power in the modules is investigated next. It is shown that using CMS, the reactive power flows in modules even in the case of pure resistive load. Assuming that the three-phase load is resistive, the output currents of the modules are in synchronism with their respective phase voltage as are captured by

$$\begin{cases} I_A = \frac{nV_{DC}g^*}{R} \sin(\omega t + \gamma) \\ I_B = \frac{nV_{DC}g^*}{R} \sin(\omega t - 2\pi/3 + \gamma) \\ I_C = \frac{nV_{DC}g^*}{R} \sin(\omega t - 4\pi/3 + \gamma) \end{cases} \quad (4)$$

where R is the load resistance. The instantaneous power of module (p_A , p_B , or p_C) is the multiplication of the respective phase voltage and the phase current as shown in

$$\begin{cases} p_A = \frac{(nV_{DC}g^*)^2}{R} [\sin^2(\omega t + \gamma) + \sin(\omega t + \gamma)] \\ p_B = \frac{(nV_{DC}g^*)^2}{R} \left[\sin^2\left(\omega t - \frac{2\pi}{3} + \gamma\right) + \sin\left(\omega t - \frac{2\pi}{3} + \gamma\right) \right] \\ p_C = \frac{(nV_{DC}g^*)^2}{R} \left[\sin^2\left(\omega t - \frac{2\pi}{3} + \gamma\right) + \sin\left(\omega t - \frac{2\pi}{3} + \gamma\right) \right] \end{cases} \quad (5)$$

Fig. 2 illustrates the simple implementation of CMS-based DTCI and it also shows the waveforms of the modulating signals, output terminal voltages, and line voltages. Fig. 3 shows the power waveforms of the three modules of the inverter operating with CMS during a complete line cycle; they are derived using (5). The piecewise power flow direction diagrams are also illustrated. It can be seen that the power flow is positive during half a cycle for modules, which implies that power is transmitted from source to load with a peak of $2\frac{(nV_{DC}g^*)^2}{R}$. During the other half of the same line cycle, a small amount of negative power flows, which reaches the peak of $-\frac{1}{4}\frac{(nV_{DC}g^*)^2}{R}$ at two points. This implies that, during this time, a part of power that has been transmitted to the load side by other module(s) returns to the source. So it is evident that instantaneous power changes direction, which indicates the presence of circulating (or reactive) power. The reactive power is not desirable because it increases the peak power which leads to higher peak voltage or higher current stress on the components; further, the conduction and switching losses increase as well. The reactive power of the CMS-based DTCI will be mathematically calculated and it will be compared with the corresponding results obtained using DMS; this will be illustrated in next section.

B. Discontinuous Modulation Scheme

The CMS was originally introduced for the low-power amplifiers of analog circuits [29] with limited focus on power loss.




Fig. 2. (a) Illustration of realization of the CMS for the inverter. (b) Illustration of the modulating signal of the primary side switches (duty cycle), terminal voltages (V_{out1} , V_{out2} , and V_{out3}) of Modules A, B, and C, and line voltages (V_{AB} , V_{BC} , and V_{CA}) of the inverter using the CMS.




Fig. 3. Instantaneous output powers waveforms of the inverter when it is operating with CMS.

For the inverter, and as evident from the illustration in Fig. 3, the modulation scheme needs to be revised with enhanced emphasis on reducing circulating power and associated power loss. Therefore, the major motivation for development of a new scheme is to mitigate the circulating power. A similar concept of modulation method for single-phase inverter in [32] is used, but implementation of the concept for three phase inverter is different. A closer scrutiny of (5) reveals that, because the first term is squared and is always positive, the negative portion of the power is caused by the second expression inside the bracket. This expression is originated from the dc offset voltage at the output terminal voltages. So a reduction in the dc-offset voltage will reduce the circulating power and the device voltage stress.

The reason for adding a common-mode dc-offset voltage to the phase voltages is to meet the voltage polarity restriction of the modules. It is noted that loads are connected differentially




Fig. 4. Three phases of the output terminal voltages of DTCI assuming no dc-offset. The highlighted lower push of waveforms shows the minimum of the three phase voltages.

between terminals and this common-mode voltage do not appear on them. With ideally bipolar modules, there is no need for offset voltages to be added and terminal voltages would look like Fig. 4. In the case of DTCI, a common-mode offset voltage is needed to keep the terminal voltage positive. But the point is that, this common-mode voltage does not need to be a dc value and it can vary with the time. $V_{\min}$ is the smallest voltage between three terminal voltages ($V_{\text{out}1}$, $V_{\text{out}2}$, and $V_{\text{out}3}$) of the above mentioned ideal inverter, as highlighted in Fig. 4. The idea is to add a variable-offset voltage, which is equal to absolute value of the voltage $V_{\min}$ ($|V_{\min}|$) at each instant of the line cycle. The advantage of using this minimized variable common-mode voltage is the reduction of reactive power going through the inverter as can be inferred by (5). The $V_{\min}$ is identical to one of the phases at each 120° ; as a result, one terminal voltage equals to zero during a 120° interval. The positive terminal voltages are always guaranteed with offset voltage minimized at each instant of the time, by using the described offset voltage.

The output terminal voltage will be zero during the one-third of a line cycle with the proposed method. As such, this modulation scheme is referred to as DMS. The mathematical presentation of output terminal voltages of inverter operating with DMS is shown below:

$$\begin{cases} V_{\text{out}1} = nV_{\text{DC}}g^* [\sin(\omega t + \gamma) + |V_{\min}|] \\ V_{\text{out}2} = nV_{\text{DC}}g^* [\sin(\omega t - \frac{2\pi}{3} + \gamma) + |V_{\min}|] \\ V_{\text{out}3} = nV_{\text{DC}}g^* [\sin(\omega t - \frac{4\pi}{3} + \gamma) + |V_{\min}|] \end{cases} \quad (6)$$

in which $V_{\min}$ is defined by

$$V_{\min} = \begin{cases} \sin(\omega t - \frac{4\pi}{3} + \gamma) & \text{if } -\frac{\pi}{6} + 2\pi m < \omega t + \gamma < \frac{\pi}{2} + 2\pi m \\ \sin(\omega t - \frac{2\pi}{3} + \gamma) & \text{if } \frac{\pi}{2} + 2\pi m < \omega t + \gamma < \frac{7\pi}{6} + 2\pi m \\ \sin(\omega t + \gamma) & \text{if } \frac{7\pi}{6} + 2\pi m < \omega t + \gamma < \frac{11\pi}{6} + 2\pi m \end{cases} \quad (7)$$

where m is an integer.

Fig. 5 shows the ideal waveforms of the modulating signals, output terminal voltages, and line voltages of the DMS-based




Fig. 5. Illustration of the modulating signal (representing the duty cycle) of the primary-side switches, terminal voltages ($V_{\text{out}1}$, $V_{\text{out}2}$, and $V_{\text{out}3}$) of Modules A, B, and C, and line voltages (V_{AB} , V_{BC} , and V_{CA}) of the DMS-based DTCL.




Fig. 6. Instantaneous output powers waveforms of the inverter when it is operated using DMS.

DTCL. Even though the output terminal voltages do not look like sinusoidal waveforms and have discontinuity, the line voltages (i.e., phase-to-phase) are clean sinusoidal waveforms. Fig. 6 illustrates the power flow direction along with power waveforms. The power varies between the positive peak of $1.616 \frac{(nV_{\text{DC}}g^*)^2}{R}$ and negative peaks of $-0.116 \frac{(nV_{\text{DC}}g^*)^2}{R}$. Comparing the results for DMS with the same results for CMS shows DMS has smaller positive and negative peaks at the first place.

III. ANALYSIS

This section provides the theoretical evaluation and analysis of the CMS and the DMS assuming ideal switches. Section V provides validating experimental results.

A. Circulating Power

As explained in Section II, both modulations yield circulating power, but the magnitudes of the circulating power are different. In order to have a base for measurement and comparison of the circulating power in the inverter modules, the more general definition of the reactive power, known as Fryze's definition [34], will be used. Because each of the nominal modules

of the inverter has identical topology, only one module (i.e., Module A) is selected here for the calculation of the active and reactive power of the inverter. Fryze's definition of reactive power is a comprehensive definition, which also encompasses nonlinear circuits. The following equations are based on this definition and can be used to capture the reactive power of Module A:

$$P_A = \langle p_A(t) \rangle_{\text{avg}} = \frac{1}{T} \int_0^T V_{\text{out}1}(t) I_A(t) dt \quad (8)$$

$$\begin{aligned} S_A^2 &= P_A^2 + Q_A^2 = V_{\text{out}1}^2 (\text{rms}) I_A^2 (\text{rms}) \\ &= \frac{1}{T} \int_0^T V_{\text{out}1}^2(t) dt \frac{1}{T} \int_0^T I_A^2(t) dt. \end{aligned} \quad (9)$$

where $p_A(t)$ is the instantaneous power, P_A is the active power, Q_A is the reactive power, S_A is the apparent power, and $V_{\text{out}1}$ and I_A are output terminal voltage and phase current of Module A. Using (8) and (9), the ratio of the reactive to the active power can be derived as follows:

$$\frac{Q_A}{P_A} = \sqrt{\frac{\frac{1}{T} \int_0^T V_{\text{out}1}^2(t) dt \frac{1}{T} \int_0^T I_A^2(t) dt}{\left[\frac{1}{T} \int_0^T V_{\text{out}1}(t) I_A(t) dt \right]^2} - 1}. \quad (10)$$

Now assuming a load with unity power factor and a negligible THD of the load voltage and the load current, we obtain the following relations for the CMS-based DTICI:

$$\begin{cases} I_A = \frac{nV_{\text{DC}} g^*}{R} \sin(\omega t + \gamma) \\ V_{\text{out}1} = g_A nV_{\text{DC}} = nV_{\text{DC}} g^* (1 + \sin(\omega t + \gamma)). \end{cases} \quad (11)$$

Substituting $V_{\text{out}1}$ and I_A from (11) into (10) and simplifying the resultant expression, one obtains (12) as shown bottom of the page.

It is noted that (12) is valid only for a unity-power-factor load and for a lossless CMS-based DTICI. It shows that the ratio of the reactive power to the active power is constant and do not vary with peak voltage gain of inverter. Also it is noted that the reactive power of DTICI is due to the nonlinear nature of inverter and it is not caused by any passive components of the topology.

Similar calculation is carried out for DMS-based DTICI to compare the results with those obtained using CMS-based DTICI. Current I_A is obtained in (4) and $V_{\text{out}1}$ for DMS-based DTICI is described by (6) and (7). If these values are substituted into (10), one obtains the ratio of the reactive power to the active




Fig. 7. Comparison of the output terminal voltages of DTICI operating with CMS and DMS. The CMS-based DTICI results in higher peak for the output terminal voltage; even though the line voltage of the inverter remains the same for both cases.

power as follows:

$$\frac{Q_A}{P_A}(\text{DMS}) = \sqrt{\frac{\left(1 + \frac{3\sqrt{3}}{8\pi}\right) \times \frac{1}{2}}{\left[\frac{1}{2}\right]^2} - 1} = \sqrt{1.413} = 1.188. \quad (13)$$

It is noted that circulation power in the case of single-phase inverter operating with DMS is zero [32]. In a case of DTICI, the ratio is not zero, however, smaller than that obtained for the CMS-based DTICI. By dividing these ratios, we will have the circulating power ratio of CMS to DMS for three-phase inverter, which is $\frac{Q_{\text{CMS}}}{Q_{\text{DMS}}} = 1.19$. It means that CMS has 19% more circulating power than DMS. The circulating power leads to both higher conduction losses and higher switching losses. Furthermore, it is noted that there is no switching at one third of times when using DMS (refer to Fig. 5) that impacts the switching losses. The significant effect of the DMS on inverter efficiency will be shown by experimental results in Section V.

B. Device Rating

The other advantage of using DMS over CMS is to reduce the stress on some of the components. The mathematical comparison of the peak voltage on the active components is provided below. The simulation results are also provided to compare the voltage and current peaks on other components.

Fig. 7 compares the output terminal voltage of phase A ($V_{\text{out}1}$) of DTICI operating with CMS and DMS under the equal line-voltage levels. The peak voltage of $V_{\text{out}1}$, (i.e., by $V_{\text{out}1}^*$), is higher for DTICI operating with CMS [$V_{\text{out}1}^*(\text{CMS})$]. Using (11), $V_{\text{out}1}^*(\text{CMS})$ is found to be $2nV_{\text{DC}} g^*$, while the peak line voltage is $\sqrt{3}nV_{\text{DC}} g^*$. In order to obtain $V_{\text{out}1}^*$ for DMS, one of

$$\frac{Q_A}{P_A}(\text{CMS}) = \sqrt{\frac{(nV_{\text{DC}} g^*)^2 \int_0^T (1 + \sin(\omega t + \gamma))^2 dt \left(\frac{n \times V_{\text{DC}} \times g^*}{R}\right)^2 \int_0^T \sin^2(\omega t + \gamma) dt}{\frac{(nV_{\text{DC}} g^*)^4}{R^2} \left[\int_0^T (1 + \sin(\omega t + \gamma)) \sin(\omega t + \gamma) dt \right]^2} - 1} = \sqrt{\frac{\frac{3}{2} \times \frac{1}{2}}{\left[\frac{1}{2}\right]^2} - 1} = \sqrt{2} = 1.414. \quad (12)$$




Fig. 8. $V_{Qa}^*(\text{CMS})/V_{Qa}^*(\text{DMS})$ as a function of g^* .

the phase voltages should be calculated by substituting (7) into (6) as demonstrated below for phase A: (14) as shown bottom of the page.

As evident from (14), the peak output terminal voltage of DTCl operating with DMS [$V_{\text{out1}}^*(\text{DMS})$] equals $\sqrt{3}nV_{\text{DC}}g^*$ and the line voltage matches that obtained using the DMS-based DTCl. The following equation summarizes these results as

$$\begin{cases} V_{\text{out1}}^*(\text{CMS}) = 2nV_{\text{DC}}g^*, \\ V_{\text{out1}}^*(\text{DMS}) = \sqrt{3}nV_{\text{DC}}g^*. \end{cases} \quad (15)$$

Following Fig. 1, the off-state voltage of each device in the module (V_{Qa} , V_{Qb}) is given by the following set of expressions:

$$\begin{cases} V_{Qa} = V_{ca} + \frac{V_{cb}}{n} \\ V_{Qb} = nV_{ca} + V_{cb} \end{cases} \quad (16)$$

where V_{ca} and V_{cb} are the voltages across the blocking capacitors C_a and C_b , respectively. In the steady state, using $V_{ca} = V_{\text{DC}}$ and $V_{cb} = V_{\text{out1}}$, (16) yields

$$\begin{cases} V_{Qa} = V_{\text{DC}} + \frac{V_{\text{out1}}}{n} \\ V_{Qb} = nV_{\text{DC}} + V_{\text{out1}}. \end{cases} \quad (17)$$

The voltage ratings of the devices should be designed for the worst-case condition, which happens at the peak output voltage. The ratio of the peak voltage of either of devices using CMS-based DTCl to the peak voltage of the device with DMS-based DTCl can be obtained by using (15) and (17). This ratio is simplified as a function of peak phase-voltage gain as follows, where V_{Qa}^* and V_{Qb}^* are peak voltages on primary and secondary switches, respectively:

$$\begin{aligned} \frac{V_{Qa}^*(\text{CMS})}{V_{Qa}^*(\text{DMS})} &= \frac{V_{Qb}^*(\text{CMS})}{V_{Qb}^*(\text{DMS})} = \frac{V_{\text{DC}} + \frac{V_{\text{out1}}^*(\text{CMS})}{n}}{V_{\text{DC}} + \frac{V_{\text{out1}}^*(\text{DMS})}{n}} \\ &= \frac{1 + 2g^*}{1 + \sqrt{3}g^*}. \end{aligned} \quad (18)$$




Fig. 9. Simulation results for V_{Qa} and V_{Qb} obtained using (a) CMS and (b) DMS when the output voltage attains the maximum positive value.

It is noted that (18) does not include any device voltage spike, which is dependent on the load, leakage inductance of the transformer, the off-state voltage of the device, and printed-circuit-board layout. As such, the actual peak voltages are slightly higher than (17). Nevertheless, (18) still provides a good approximation for comparison purposes as proved by experimental results in Section V.

The ratio $\frac{V_{Qa}^*(\text{CMS})}{V_{Qa}^*(\text{DMS})}$ as described by (18) is plotted in Fig. 8. The ratio is always greater than one and the ratio increases with increasing normalized phase-voltage gain. The purpose of the plot is to demonstrate the effect of modulation on reduction of device voltage rating following (18) and is validated using simulation and experimental results as follows.

Fig. 9 shows the (Saber-based) simulation results for the peak drain-to-source voltages of Q_a and Q_b operating with DMS and CMS. These simulations are carried out using circuit parameters that match those of the experimental prototype described in Section V. Using these parameters, the ratios of $\frac{V_{Qa}^*(\text{CMS})}{V_{Qa}^*(\text{DMS})}$ and

$$V_{\text{out1}} = \begin{cases} \sqrt{3}nV_{\text{DC}}g^* \sin\left(\omega t - \frac{\pi}{6} + \gamma\right), & \text{if } -\frac{\pi}{6} + 2\pi m < \omega t + \gamma < \frac{\pi}{2} + 2\pi m \\ \sqrt{3}nV_{\text{DC}}g^* \sin\left(\omega t + \frac{\pi}{6} + \gamma\right), & \text{if } \frac{\pi}{2} + 2\pi m < \omega t + \gamma < \frac{7\pi}{6} + 2\pi m \\ 0, & \text{if } \frac{7\pi}{6} + 2\pi m < \omega t + \gamma < \frac{11\pi}{6} + 2\pi m. \end{cases} \quad (14)$$




Fig. 10. Simulation results showing V_{outA} , V_{cb} , I_{La} , and I_{Ta} for the inverter shown in Fig. 1 when the inverter is operated using (a) CMS and (b) DMS and when the output voltage attains the maximum positive value.




Fig. 11. Phase voltage and line voltage of DTIC operating with (a) CMS and (b) DMS.

350 $\frac{V_{Qb}(CMS)}{V_{Qb}(DMS)}$ are found to be 1.15, respectively, for $g^* = 3$, $V_{DC} =$
 351 50 V, $V_{out}^* = 295$ V, and an output power (P_{out}) of 500 W. This
 352 is found to be close to the theoretically predicted value as shown
 353 in Fig. 8 for $g^* = 3$. In addition, Fig. 10 shows that, using DMS, a
 354 reduction in the voltage of output capacitor (V_{outA}) and blocking
 355 capacitor (V_{cb}) of the inverter is also achieved. Further, all of




Fig. 12. Harmonic analysis of the line-voltage distortion caused by the non-linearity in the static voltage-gain of the DTIC operated with (a) CMS and (b) DMS. Magnitudes of the second, third, fourth, fifth, sixth, and seventh harmonics are shown as a percentage of the fundamental-frequency (60 Hz) component magnitude versus peak phase-voltage gain.

these results are captured during the positive peak of the output 356
 voltage with transformer turns ratio of 2 (i.e., $n = 2$). 357

C. Distortion 358

The line voltage of the inverter is a nonlinear function of 359
 the duty cycle for both CMS and DMS as evident in (1). In 360
 order to compare the nonlinearity of the CMS and DMS, open- 361
 loop sinusoidal modulating signal is applied to DTIC operating 362
 with CMS and DMS. The simulation results are provided along 363
 with harmonic contents. Fig. 11(a) shows phase voltage (V_{An}) 364
 and line voltage (V_{AB}) of DTIC operating with CMS, while 365
 open-loop sinusoidal modulating signals are applied. Fig. 11(b) 366
 shows the similar waveforms for DTIC operating with DMS. 367
 Both simulations are carried out for line frequency of 60 Hz and 368
 $g^* = 3$. Fourier series analysis for line voltages versus g^* are 369
 shown in Fig. 12. The plots show the magnitude of Fourier series 370




Fig. 13. Proposed architecture of the closed-loop controller for DTCI. Both CMS and DMS implementations are shown in a single diagram. The difference in the implementations is shown by dotted lines and highlighted part (right) for CMS and highlighted part (left) for DMS.




Fig. 14. Experimental prototype of DTCI. It shows the TMS320F28335 DSP-based digital controller on the top right, three transformers in the middle, and primary-side filter inductors and capacitors to the left.

exhibits considerable distortion while operating with CMS and DMS. The distortion of the inverter operating with CMS appears mostly as second harmonic; however, the harmonic distortion of the inverter operating with DMS is spread over a wide range of harmonics which is apparent from time-domain waveforms of the inverter operating with DMS. This is because of varying common-mode offset modulating signal with sharp edges (see Fig. 4) in DMS. Part of this varying common-mode modulating signal passes to the output voltage because of nonlinearity of the inverter. The large signal harmonic analysis of converter is done analytically in [35]. Section IV is devoted to discuss this issue and closed-loop implementation of the DMS-based DTCI.

IV. NONLINEARITY AND CLOSED LOOP

In Section III, it is shown that the nonlinearity in the voltage gain of the inverter causes considerable amount of voltage distortion. Darwish *et al.* [30] uses harmonic compensation (HC) method to reduce the THD by eliminating some specific harmonics. The same method has been adopted generally for single-phase inverters to reduce the THD [32]. However, harmonic compensator reduces the loop gain bandwidth. Nonlinear compensation method may lead to enhanced transient responses while yielding lower THD [36]. Furthermore, as evident from Fig. 12, at least four harmonics with considerably large magnitudes should be mitigated using four HCs. This implies additional computational overhead for the DSP-based controller and further impact on the transient response/stability of the system.

TABLE I
SPECIFICATIONS OF THE DTCl EXPERIMENTAL PROTOTYPE

Input voltage	Peak output voltage (0)	Output power	Output frequency	Transformer turns ratio (n)	Switching frequency	Primary-side filter inductance/Capacitance	Secondary-side filter inductance–Capacitance	Blocking Capacitance of Primary side/Secondary side
30–100 V	300 V	500 W	60 Hz	2	125 kHz	50 μ H / 60 μ F	100 μ H / 8.8 μ F	6.8 μ F / 1.5 μ F

The dynamic behavior of DTCl is nonlinear like most of the converters and a proper component selection and control design should be carried out for a practical system. The dynamic model and closed-loop controller design consideration of Ćuk-topology-based inverters have been studied extensively in literatures [29], [30], and [37]. But a major part of the output voltage distortion is due to nonlinear static relation of the inverter as shown in Fig. 12. It is noted that the distortion results of Fig. 12 are obtained by simulating a simple DTCl without considering dynamics of the system. This paper proposes the PR compensator for the inverter in conjunction with a static nonlinearity compensator along with feed-forward of input voltage. The compensator architecture is shown in Fig. 13.

The reference voltages (V_{refA} , V_{refB} , and V_{refC}) in Fig. 13 represent the voltage reference signals for the three phases. The measured phase voltages are fed back to close the control loops. Phase voltage (V_{An} , V_{Bn} , or V_{Cn}) is the potential difference of output terminal voltage of each DTCl module and the mid-point (null point) voltage (V_n). Voltage V_n is with respect to negative output terminals of the modules and can be measured directly by a sensor or can be calculated based on output terminal voltages with assumption of a symmetrical three-phase load as

$$V_n = \frac{V_{out1} + V_{out2} + V_{out3}}{3}. \quad (19)$$

Error signal is fed to the PR compensator and the outputs of the compensators (C_A , C_B , or C_C) are fed to the modulator as shown in Fig. 13. The common-mode dc-offset voltage is added to control signal for the implementation of CMS as highlighted in Fig. 13. The resultant signal (i.e., $Gain_A$, $Gain_B$, and $Gain_C$) is applied to linearization block, which is followed by PWM generating block for implementing CMS.

The block which is labeled as “min” in Fig. 13 calculates the minimum of three-phase control signals (C_A , C_B , or C_C). This block is used for implementation of DMS, as highlighted in Fig. 13. The generated minimum signal (i.e., C_{min}) is subtracted from each of three-phase control signals (C_A , C_B , or C_C). The resulting signal (i.e., $Gain_A$, $Gain_B$, and $Gain_C$) is applied to linearization block, which is followed by PWM generating block for implementing DMS. It is noted that the PWM generator block generates pulses with constant frequency and variable duty cycle, and linearization block is explained next.

Section III shows how the output voltage of the inverter is distorted in open-loop operation without linearization. The distortion shown in Figs. 11 and 12 is only due to nonlinear static relationship between voltage-gain and duty cycle in (1). This nonlinearity can be mitigated effectively by calculating the inversion of relationship in (1). The phase-voltage gain of phase

A (G_A) and normalized phase-voltage gain (g_A) is given by

$$\begin{cases} G_A = \frac{V_{out1}}{V_{DC}} = n \frac{D_a}{1 - D_a} \\ g_A = \frac{G_A}{n} = \frac{V_{out1}}{nV_{DC}} = \frac{D_a}{1 - D_a}. \end{cases} \quad (20)$$

With rearrangement of D_a in terms of g_A in (20), one can obtain

$$D_a = \frac{g_A}{1 + g_A} = \frac{V_{out1}}{nV_{DC} + V_{out1}}. \quad (21)$$

The output signal of the first stage of modulator (i.e., $Gain_A$) can be assumed to be proportional to the output terminal voltage. This assumption is useful because both $Gain_A$ signal and V_{out1} are supposed to have a single frequency and added offset. Note that the added offset value to $Gain_A$ (and consequently to V_{out1}) is not important, because this value is added equally to all phases and will be canceled out on line and phase voltages. Thus, the following assumption is purposefully made for phase A, and identical assumptions can be made for other phases as well:

$$Gain_A = k_s V_{out1} \quad (22)$$

where k_s is the scaling factor that can be obtained by using loop gains after controller design. By substituting (22) into (21), one obtains

$$D_a = \frac{g_A}{1 + g_A} = \frac{Gain_A}{k_s n V_{DC} + Gain_A}. \quad (23)$$

Equation (23) is important because, it captures the relationship between the duty cycle and $Gain_A$. The other parameters are either constant (n and k_s) or can be measured (V_{DC}). Thus, if (23) is implemented between the gain signals and duty cycle signals for CMS and DMS, it will remove the static nonlinearity of the open-loop gain of DTCl. We represent this block as “static linearization block” or SLB as illustrated in Fig. 13. The new open-loop module consists of series connection of SLB, PWM generator, and power module. The static voltage gain relation of this new open-loop system is linear as defined by (22).

V. EXPERIMENTAL RESULTS

This section provides the experimental results of the inverter operating using DMS and CMS. A 500-W experimental prototype of the inverter, as shown in Fig. 14, is implemented and tested with CMS and DMS. A TMS320F28335 DSP-based digital controller, with a 150-MHz clock, is used for implementing DMS and CMS. Real-time execution time for closed-loop control is close to 5 μ s for DTCl with CMS or DMS. Specifications of the inverter prototype are provided in Table I. This




Fig. 15. Experimental efficiency of the inverter for varying normalized peak phase-voltage gain obtained using DMS and CMS.





Fig. 16. (a) Experimentally determined peak voltage of the primary-side switches of the inverter with CMS (solid line) and DMS (dotted line). (b) Ratios of the two traces in (a).

section continues with experimentally obtained efficiency results first, which demonstrates a significant improvement in performance of the DMS-based DTIC compared to that obtained using the CMS-based DTIC. Subsequently, the measured peak device voltages are provided using CMS and DMS. These results are consistent with analytical and simulation results in Section III. The open-loop oscilloscope results will be presented as well, with and without SLB. The results prove the effectiveness of SLB to reduce distortion. Then, experimental transient and steady-state results for the proposed closed-loop schemes (see Fig. 13) are provided, which prove the effectiveness of the control structure.

Fig. 15 shows the efficiency of the inverter for a line voltage fixed at 208 V (RMS) and an output power of 500 W with normalized dc-voltage gain varying between 1.5 and 3 (corresponding to an input voltage (V_{DC}) variation between 50 and 100 V). The difference between the efficiencies of the inverter operating with DMS and CMS is found to be significant. The improvement is almost constant at different peak gains and is consistent with the prediction from Section III-A, because the reactive power ratio of DTIC operating with CMS to that of operating with DMS is constant and it is not dependent on peak voltage gain.

Next, the peak voltages of the switches (Q_a , Q_c , or Q_e) on the primary side of DTIC obtained using DMS and CMS are measured and plotted in Fig. 16(a). It is noted that the voltage ratings of the switches on the ac side are proportional to the switches on the dc side with the proportionality constant being the transformer turns ratio. To obtain the plots in Fig. 16, the input voltage is varied between 50 and 100 V for a constant output power of 500 W, while keeping the line voltage set at 295 V (Peak). The results show that the gap between the peak voltage of the switches using DMS and CMS increases a little with increasing normalized phase-voltage gain. The ratios of the measured peak voltages of the primary-side switches of the inverter are shown in Fig. 16(b) and they are consistent with the predictions in Fig. 8 and the simulation results of Fig. 9.

Next, distortion caused by nonlinearity of the open-loop inverter operating with DMS and CMS is presented with experimental results. First, the open-loop DTIC without SLB is excited with sinusoidal signals for both modulation schemes. The

experimental line voltages and phase voltages of the inverter operating using CMS are shown in Fig. 17(a) and (b), respectively. Fig. 18(a) and (b) shows the line voltages and phase voltages of DTIC operating using DMS, respectively. For these experiments, the peak instantaneous line voltages for both results are set at 295 V (corresponding to 208-V ac RMS), while the input voltage and output power are set respectively at 50 V and 500 W. The 30% THD is measured for this experiment with DMS, while CMS yields THD of 26% under the similar conditions. Further illustration of the problem is provided in Fig. 19, which compares the measured THD results for the open-loop DTIC operating with CMS (solid line) and DMS (dotted line) versus peak line-voltage gains. The progressively adverse effect of the line-voltage THD with increasing peak line-voltage gain is predictable with increasing range of duty cycle swing. Higher THD results for DMS-based DTIC compared to CMS-based DTIC are consistent with Section III-C results. The effect of SLB on open-loop responses is pursued next.

The static linearization method to overcome the distortion problem is discussed in Section III and static linearization method is proposed in Section IV based on (23). The SLB is implemented for the experimental DTIC using a DSP controller. The experiments are carried out for open-loop DTIC with SLB, under the identical operating condition used to carry out the experiments of Figs. 17–19. The line voltages and phase voltages of the inverter operating with CMS are shown in Fig. 20(a) and (b), respectively. Fig. 21(a) and (b) shows the line voltages and phase voltages of DTIC operating using DMS, respectively.




Fig. 17. Open-loop (a) line voltages and (b) phase voltages of DTCL, operating with CMS. The inverter is excited with sinusoidal signals without SLB.




Fig. 18. Open-loop (a) line voltages and (b) phase voltages of DTCL, operating with DMS. The inverter is excited with sinusoidal signals without SLB.

Both experiments are carried out with SLB and DTCL is excited by three-phase sinusoidal signals (Gain_A through Gain_C). A THD of about 6% is measured for these experiments with CMS and DMS under similar operating conditions. Further, illustration of the problem is provided in Fig. 22, which compares the measured THD results for the open-loop DTCL with SLB operating with CMS (solid line) and DMS (dotted line) versus peak line-voltage gain. The significant reduction of THD by using SLB proves the effectiveness of the method. Also, it is evident that DTCL with DMS yields even better THD results than using CMS with SLB.

The remaining distortion after using static nonlinear compensation is primarily due to two factors: one is nonideal practical static phase-voltage gain, which does not exactly follow (20). The reason is the dead-time effect on the voltage gain of modules. The other important factor of distortion is the dynamic behavior of DTCL. The improved THD of DTCL obtained using DMS (as compared to that obtained using CMS) is due to the second factor. The different dynamic behavior of the inverter with two modulations can be explained by small-signal average model concept [30]. Each module equally contributes in the overall inverter total number of poles and zeroes in the model. DMS turn one of the modules off at each time, which means deactivating one-third of the contributing circuit to the dynamic




Fig. 19. Line-voltage THD results for open-loop DTCL without SLB operating with CMS (solid line) and DMS (dotted line), versus peak line-voltage gain.

response of the system. This results in reduced order dynamic of the system and it affects the distortion of the inverter.

Subsequently, the closed-loop controllers, as illustrated in Fig. 13, are implemented and the steady-state and transient results are presented below. The PR compensator is tuned to keep a balance between satisfactory steady-state performance and acceptable transient response [33], [38]. The peak line voltages for both experiments are set at 295 V (corresponding to 208-V RMS), while the output power are set at 500 W. Fig. 23 shows the THD of the line voltage of the closed-loop DTCL as a function




Fig. 20. Open-loop (a) line voltages and (b) phase voltages of DTCl, operating with CMS. The inverter is excited with sinusoidal signals applied to SLB.




Fig. 21. Open-loop (a) line voltages and (b) phase voltages of DTCl, operating with DMS. The inverter is excited with sinusoidal signals applied to SLB.




Fig. 22. Line-voltage THD results for the open-loop DTCl along with SLB. The inverter operating with CMS is solid line and DMS-based DTCl is represented by dotted line, versus peak line-voltage gain. It shows a marked improvement in the THD of DTCl using SLB.




Fig. 23. Experimentally obtained THD of the line voltage as a function of the normalized peak line-voltage gain of the closed-loop DTCl when it is operated using DMS (dotted line) and CMS (solid line).

of the line-voltage gain when the inverter is operated with DMS (dotted line) and CMS (solid line). By comparing the open- and closed-loop results of DTCl, as shown, respectively, in Figs. 22 and 23, one can observe that the closing loop reduces the THD of the DMS-based and CMS-based closed-loop DTCl. In addition, to achieve an acceptable THD, the goal is to achieve an acceptable transient performance for the inverter. Consequently, the gains of the fundamental-frequency compensator have to be so chosen such that an optimal tradeoff between a lower harmonic distortion and a satisfactory transient response is achieved.

In order to investigate the transient behavior of the inverter, step responses of the system to load and reference changes are captured for DTCl operating with CMS and DMS in Figs. 24 and 25, respectively. An induction motor is used as a load in these experiments. A resistive load is paralleled to the motor load using electronic switch to emulate the fast step load changes in Figs. 24(a) and 25(b). Both modulations show similar transient during the step load changes, while DMS shows much faster response to step reference change. The start-up waveforms of line voltages of DTCl operating with CMS and DMS for resistive load are shown in Fig. 26(a) and (b), respectively. Transient responses are found to be satisfactory and they do not exhibit any overshoot or undershoot. The CMS- and DMS-based




Fig. 24. Experimentally obtained step responses of line voltages of DTCI operating with CMS to (a) reference changes and (b) load changes. The motor is used as a load in these experiments.




Fig. 26. Experimental obtained transient start-up responses of DTCI operating with (a) CMS and (b) DMS.




Fig. 25. Experimentally obtained step responses of line voltages of DTCI operating with DMS to (a) reference changes and (b) load changes. The motor is used as a load in these experiments.

DTCI exhibit convergence after the third and second cycle, respectively.

VI. CONCLUSION

The paper proposes a DMS for a DTCI and compares the mechanism and performance of the DMS-based DTCI to that of a prior-art CMS-based DTCI. The motivation for development of DMS for DTCI was to reduce the circulating power in the modules. An experimental hardware prototype was developed for the inverter to validate and compare the results obtained operating with DMS and CMS with focus on energy-conversion efficiency, device rating, output-voltage distortion, and transient response of the inverter. The experimental results show the significant superiority of DMS in comparison to same results for CMS. The efficiency increase of more than 5% is observed with DMS. The peak device voltage rating reduction of 5–10% observed depending on voltage gain conditions with DMS too. The provided analytical/simulation results are also consistent with the mentioned results.

The analysis shows the distorted output for open-loop DTCI with both modulation schemes. The static linearization method is proposed for inverter as an effective method to reduce distortion. The effectiveness of method is proved by experimental THD results after and before addition of static linearization block for both modulation techniques. Finally closed-loop

architecture is proposed and implemented. Experimental steady-state and start-up transient results are provided to show the effectiveness of linearization for both modulation schemes. The DMS-based DTCI has a better dynamic response because of the reduced order of dynamic system. So lower THD and faster transient responses are also achieved with DMS as evident from the experimental results.

An overall qualitative comparison between the DMS- and CMS-based operations of the inverter, as implemented currently, indicates that the DMS-based operation of the inverter has the potential to yield relatively higher saving in the power stage due to the reduced requirements of the device breakdown voltage and power handling.

ACKNOWLEDGMENT

Disclaimer: This work is related to the following intellectual property: S. K. Mazumder, "Differential mode inverters for renewable and alternative energy systems," filed by the University of Illinois at Chicago with the USPTO on 06/23/11 with patent application number 61/500 344.

REFERENCES

- [1] C. Deng, Z. Shu, Y. Xia, N. Chen, T. Wang, and H. Ma, "Three-phase photovoltaic grid-connected inverter with LCL based on current deadbeat control and PI control," in *Proc. Int. Conf. Power Syst. Technol.*, 2014, pp. 2864–2870.
- [2] P. Sun, C. Liu, J.-S. Lai, C.-L. Chen, and N. Kees, "Three-phase dual-buck inverter with unified pulsewidth modulation," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1159–1167, Mar. 2012.
- [3] R. Mechouma, B. Azoui, and M. Chaabane, "Three-phase grid connected inverter for photovoltaic systems, a review," in *Proc. 1st Int. Conf. Renewable Energies Veh. Technol.*, 2012, pp. 37–42.
- [4] J.-J. Chen and C.-M. Kung, "A new on-chip all-digital three-phase full-bridge dc/ac power inverter with feedforward and frequency control techniques," *IEEE Trans. Ultrason. Ferroelectr. Freq. Control*, vol. 57, no. 9, pp. 1915–1925, Sep. 2010.
- [5] A. W. Burton, "Innovation drives for electric power-assisted steering," *IEEE Control Syst. Mag.*, vol. 23, no. 6, pp. 30–39, Dec. 2003.
- [6] F. Gao, P. C. Loh, R. Teodorescu, F. Blaabjerg, and D. M. Vilathgamuwa, "Topological design and modulation strategy for buck-boost three-level inverters," *IEEE Trans. Power Electron.*, vol. 24, no. 7, pp. 1722–1732, Jul. 2009.
- [7] T. K. S. Freddy, N. A. Rahim, W.-P. Hew, and H. S. Che, "Modulation techniques to reduce leakage current in three-phase transformerless H7 photovoltaic inverter," *IEEE Trans. Ind. Electron.*, vol. 62, no. 1, pp. 322–331, Jan. 2015.
- [8] B. Yang, W. Li, Y. Gu, W. Cui, and X. He, "Improved transformerless inverter with common-mode leakage current elimination for a photovoltaic grid-connected power system," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 752–762, Feb. 2012.
- [9] M. A. Rezaei, K.-J. Lee, and A. Huang, "A high efficiency flyback micro-inverter with a new adaptive snubber for photovoltaic applications," *IEEE Trans. Power Electron.*, 2015, to be published.
- [10] J. A. Pomilio and G. Spiazzi, "High-precision current source using low-loss, single-switch, three-phase AC/DC converter," *IEEE Trans. Power Electron.*, vol. 11, no. 4, pp. 561–566, Jul. 1996.
- [11] G. Bhuvaneswari, B. Singh, and S. Singh, "Three-phase single stage medium power supply using Cuk converter," in *Proc. IEEE 5th India Int. Conf. Power Electron.*, 2012, pp. 1–6.
- [12] U. Kannarn, S. Yousawat, Y. Kanthaphayao, and V. Chunkag, "Redundant three-phase AC to DC converter using single-phase CUK rectifier module with minimized DC bus capacitance," in *Proc. IEEE Int. Conf. Ind. Technol.*, 2009, pp. 1–6.
- [13] U. R. Prasanna and A. K. Rathore, "A novel single-reference six-pulse-modulation (SRSPM) technique-based interleaved high-frequency three-phase inverter for fuel cell vehicles," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5547–5556, Dec. 2013.
- [14] K. Schenk and S. Cuk, "A simple three-phase power factor corrector with improved harmonic distortion," in *Proc. Conf. Rec. 28th Annu. IEEE Power Electron. Spec. Conf. Formerly Power Conditioning Spec. Conf.*, 1997, vol. 1, pp. 399–405.
- [15] N. Mohan and S. Gandikota, "High frequency ac-link transformer isolated three phase inverter with natural commutation of leakage energy," in *Proc. 7th IET Int. Conf. Power Electron., Mach. Drives*, 2014, p. 1.10.03.
- [16] L. Wang, H. W. Chen, and D.-J. Lee, "Implementation of a DSP-based power converter for a wind induction generator," in *Proc. IEEE Power Energy Soc. General Meet. - Convers. Del. Electr. Energy 21st Century*, 2008, pp. 1–6.
- [17] A. K. Kaviani and B. Mirafzal, "Stability analysis of the three-phase single-stage boost inverter," in *Proc. 28th Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2013, pp. 918–923.
- [18] M. Jang and V. G. Agelidis, "A boost-inverter-based, battery-supported, fuel-cell sourced three-phase stand-alone power supply," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6472–6480, Dec. 2014.
- [19] C. Cecati, A. Dell'Aquila, and M. Liserre, "A novel three-phase single-stage distributed power inverter," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1226–1233, Sep. 2004.
- [20] B. Mirafzal, M. Saghaleini, and A. K. Kaviani, "An SVPWM-based switching pattern for stand-alone and grid-connected three-phase single-stage boost inverters," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1102–1111, Apr. 2011.
- [21] V. Gautam, A. Kumar, and P. Sensarma, "A novel single stage, transformerless PV inverter," in *Proc. IEEE Int. Conf. Ind. Technol.*, 2014, pp. 907–912.
- [22] J. M. A. Myrzik, "Novel inverter topologies for single-phase stand-alone or grid-connected photovoltaic systems," in *Proc. 4th IEEE Int. Conf. Power Electron. Drive Syst.*, 2001, vol. 1, pp. 103–108.
- [23] J. M. A. Myrzik and M. Calais, "String and module integrated inverters for single-phase grid connected photovoltaic systems—A review," in *Proc. IEEE Bologna Power Tech Conf. Proc.*, 2003, vol. 2, pp. 430–437.
- [24] M. S. Diab, A. Elserougi, A. Massoud, A. Abdel-khalik, and S. Ahmed, "A four-switch three-phase SEPIC-based inverter," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4891–4905, Sep. 2015.
- [25] S. Cuk, "A new zero-ripple switching DC-to-DC converter and integrated magnetics," *IEEE Trans. Magn.*, vol. MAG-19, no. 2, pp. 57–75, Mar. 1983.
- [26] S. K. Mazumder and S. Mehrnami, "A low-device-count single-stage direct-power-conversion solar microinverter for microgrid," in *Proc. 3rd IEEE Int. Symp. Power Electron. Distrib. Generation Syst.*, 2012, pp. 725–730.
- [27] S. Mehrnami and S. K. Mazumder, "Modulation scheme of the differential-mode Cuk inverter for loss mitigation," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2013, pp. 3419–3425.
- [28] B. W. Williams, "DC-to-DC converters with continuous input and output power," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2307–2316, May 2013.
- [29] F. Barzegar and S. Cuk, "A new switched-mode amplifier produces clean three-phase power," in *Proc. 9th Int. Solid-State Power Electron. Conf.*, 1982.
- [30] A. Darwish, D. Holliday, S. Ahmed, A. Massoud, and B. Williams, "A single-stage three-phase inverter based on Cuk converters for PV applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 2, no. 4, pp. 797–807, Dec. 2014.
- [31] S. Cuk and R. Erickson, "A conceptually new high-frequency new zero-ripple switching dc-to-dc converter and integrated magnetics," in *Proc. 5th Nat. Solid-State Power Convers. Conf.*, 1978, p. G3.22.
- [32] S. Mehrnami and S. K. Mazumder, "Discontinuous modulation scheme for a differential-mode Cuk inverter," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1242–1254, Mar. 2015.
- [33] D. N. Zmood and D. G. Holmes, "Stationary frame current regulation of PWM inverters with zero steady-state error," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 814–822, May 2003.
- [34] V. Valouch, Z. Muller, J. Svec, and J. Tlustý, "Evaluation of IRP, FBD, SD, and generalized non-active power theories," in *Proc. IEEE 27th Conv. Elect. Electron. Eng. Israel*, 2012, pp. 1–5.
- [35] R. W. Erickson and R. D. Middlebrook, "Origins of harmonic distortion in switching amplifiers," in *Proc. Int. PCI/MOTORCON Conf.*, 1982, pp. 29–31.
- [36] S. Mehrnami and S. K. Mazumder, "A control mechanism to compensate nonlinearity of discontinuous modulation based grid-connected

- 774 differential-mode Ćuk inverter,” in *Proc. IEEE Energy Convers. Congr.*
 775 *Expo.*, 2014.
- 776 [37] Nam-Sup Choi and Yulong Li, “Modeling and analysis of AC line condi-
 777 tioner based on three-phase PWM Ćuk AC-AC converter,” in *Proc. 30th*
 778 *Annu. Conf. IEEE Ind. Electron. Soc.*, 2004, vol. 2, pp. 1646–1651.
- 779 [38] Y. Liu, R. Bai, D. Wang, W. Ma, and L. Wang, “Proportional-resonant
 780 control method of three-phase grid-connected inverter,” in *Proc. 26th*
 781 *Chin. Control Decision Conf.*, 2014, pp. 4797–4800.



Siamak Mehrnami (S'XX) received the B.S. degree in electrical engineering from the University of Tabriz, Tabriz, Iran, in 2006, the M.S. degree in electrical engineering from the University of Tehran, Tehran, Iran, in 2009, and the Ph.D. degree in electrical engineering from the University of Illinois at Chicago, Chicago, IL, USA, in 2015.

He was a Contractor and a Member of solar car team of the University of Tehran from 2009 to 2011. He was also a Design Engineer at renewable energy organization of Iran from 2010 to 2011. In 2011, he

was a Research Assistant at the Laboratory of Energy and Switching Electronics Systems, University of Illinois at Chicago. He is a Senior Engineer at LHV Power Corporation in CA working on EV chargers. His research interests include but not limited to high-frequency link inverters, power electronics applications in renewable energies, drivers, electrical vehicles, and smart grids.



Sudip K. Mazumder (SM'XX) received the Ph.D. degree from the Department of Electrical and Computer Engineering, Virginia Polytechnic and State University, Blacksburg, VA, USA, in 2001.

He is the Director of Laboratory for Energy and Switching-Electronics Systems and a Professor in the Department of Electrical and Computer Engineering, University of Illinois, Chicago (UIC). He has more than 20 years of professional experience and has held R&D and design positions in leading industrial organizations and has served as Technical Consultant for

several industries. He also serves as the President of NextWatt LLC, a small business organization that he setup in 2008. Since joining UIC, he has been awarded close to 40 sponsored projects by NSF, DOE, ONR, CEC, EPA, AFRL, NASA, ARPA-E, NAVSEA, and multiple leading industries in above-referenced areas. He has published more than 150 refereed papers in prestigious journals and conferences and has published one book and six book chapters. Twenty-four of his journal papers are published in IEEE transactions with a current impact factor greater than 4. He has presented 43 invited/plenary/keynote presentations, and currently, he also holds six issued and three pending patents.

Dr. Mazumder received the University of Illinois's University Scholar Award in 2013. In 2011, he received the Teaching Recognition Program Award at UIC. In 2008 and 2006, he received the prestigious Faculty Research Award from UIC for outstanding research performance and excellent scholarly activities. He also received the ONR Young Investigator Award and NSF CAREER Awards in 2005 and 2003, respectively, and prestigious IEEE Prize Paper Awards in 2002 and 2007, respectively. He also received the best paper presentation in a session award certificate from IEEE Industrial Electronics Conference in 2004 and 2012. In 2005, he led a team of University of Illinois, Chicago, student team to first place in USA and third place in the world as a part of the highly reputed IEEE sponsored International Future Energy Challenge competition. He served as the first Editor-in-Chief for the *International Journal of Power Management Electronics* (currently known as *Advances in Power Electronics*) between 2006 and 2009. He has also served or is serving as a Guest Editor/Guest Co-Editor for the following Transaction Special Issues: IEEE TRANSACTIONS ON POWER ELECTRONICS Special Issue on Power Electronics in DC Distribution Systems (2011–2013); *Advances in Power Electronics* Special Issue on Advances in Power Electronics for Renewable Energy (2010–2011); IEEE

TRANSACTIONS ON POWER ELECTRONICS Special Issue on High-Frequency-Link Power-Conversion Systems (2013–2014); IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS Special Issue on Control Strategies for Spatially Distributed Interactive Power Networks (2013–2014) (in process for submission); and *Advances in Power Electronics* Special Issue on All Electric Ship Technology (2012–2013). He currently serves as an Associate Editor for the following transactions: IEEE TRANSACTIONS ON POWER ELECTRONICS (since 2009), IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS (since 2003), and IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONICS SYSTEMS (since 2008). He is also an Editorial Board Member for *Advances in Power Electronics*. Previously, he has also served as an Associate Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS and IEEE POWER ELECTRONICS LETTER.

In 2010, he served as the Chair, Student/Industry Coordination Activities for IEEE Energy Conversion Congress and Exposition, which is the largest conference in power electronics today in North America. He served as the Co-Chair for of IEEE Power Electronics Society (PELS) Technical Committee on Sustainable Energy Systems and is currently serving as the Vice Chair of IEEE PELS Subcommittee on Distributed Generation and Renewable Energy. He is also serving as the Advisory Committee Member for 2012 IEEE India International Conference on Power Electronics and has also served in the same capacity for 2010 IEEE International Symposium on Power Electronics for Distributed Generation Systems. He is serving/has served as Technical Program Committee Member for numerous IEEE sponsored and other reputed conferences including IEEE Energy Conversion Congress and Exposition, IEEE Applied Power Electronics Conference and Exposition, IEEE Industrial Electronics Conference, IEEE International Symposium on Power Electronics for Distributed Generation Systems. He was invited by the inaugural 2012 Clean Energy Trust Show Case, an event that connected entrepreneurs, investors, and researchers who can work together to commercialize the latest clean technology, to deliver his vision on Smart Grid.



Harshit Soni (S'XX) received the B.E. degree in electronics and communication engineering from the PES School of Engineering, Bengaluru, India, in 2012. He has been working toward the M.S. degree in electrical and computer engineering from the University of Illinois at Chicago (UIC), IL, USA, since 2013. His thesis project at UIC is Modular Control of Differential mode Ćuk Inverter.

His research interests include but are not limited to high-frequency link inverter, dc/dc converters, control engineering, and GaN-based switching power

converters.