

# High-Power Design Challenges for Differential-Mode EV Universal Battery Supercharger

Moiem Mohamadi <sup>1</sup>, Member, IEEE, Nikhil Kumar <sup>2</sup>, Member, IEEE, Sudip K. Mazumder <sup>3</sup>, Fellow, IEEE, and Ankit Gupta <sup>4</sup>, Member, IEEE

**Abstract**—Rapid widespread vehicle electrification has incentivized fast chargers to improve their performances. In this article, an integrated-magnetic-based differential-mode Ćuk rectifier (IM-DMCR) as a universal battery supercharger is introduced. The design challenges associated with the high-power operation of IM-DMCR are outlined, and optimized solutions are presented. A SiC-based full-scale 60-kW experimental prototype for the IM-DMCR is built and tested to verify the design.

**Index Terms**—DC-fast charger, differential-mode Ćuk rectifier, integrated magnetics, SiC, universal battery supercharger (UBS).

## I. INTRODUCTION

ELECTRIFICATION of the transportation systems has gained significant momentum over the past few years [1], [2]. This is influenced by environmental concerns [3] and enabled by significant advances in the field of power electronics. Transportation electrification has a great potential to aid the ongoing global efforts to reduce carbon emissions. However, it has a unique set of challenges that need to be overcome before transitioning to electric vehicles (EV).

Although significant strides have been made to improve the EV range, it is not yet competitive with gasoline-powered vehicles [4]. The cost of EVs is also not on par with its gasoline-powered counterpart. Furthermore, battery-charging time is much higher compared with filling a tank of gas. The state-of-the-art for commercial EV charger has been studied in several publications [2], [4]–[6], and to solve several pending challenges, the trend is toward realizing high-power chargers

using wide-bandgap (WBG) devices (such as SiC FETs) to deliver the same amount of energy to the battery in a shorter span of time.

The emerging maturity of SiC devices in recent years has accelerated the high-power converter utilization in industrial design. To effectively substitute SiC in high-power designs, specific features, such as high  $di/dt$  and  $dv/dt$ , characterization of the device, thermal considerations, and passive components design, need to be recognized and addressed in a power-electronic system (PES). Different aspects of these challenges are studied in detail, and a wide range of solutions is proposed [7]–[19]. Fast transition of switch voltage and current reduces the switching loss and thermal requirements; however, it, in turn, causes current and voltage oscillation due to parasitic capacitance and inductance in the circuit. One way to address this challenge is in the gate driver by slowing down the device passively or actively during the fast transitions [8], [20], [21]. Alternatively, the printed circuit board or the bus bar parasites can be optimized and mitigated to enhance the high speed behavior [7], [9], [10], [14]. The device module needs to be characterized due to its internal parasitic impedance and determine the safe operation area. Double pulse (DP) test is the standard method to characterize module's switching behavior under a variety of operational conditions [22]–[24].

Passive components in a battery charger need to rise to the performance level of the SiC device operating at high power/high frequency. The plurality of design and optimization techniques are proposed to condition the circuit passives into a viable counterpart to WBG [11], [13]–[19]. The solutions include the application of high-performance materials in the capacitors and inductors or using more subtle techniques, such as integrated magnetics.

In this article, the design challenges of an integrated-magnetic-based differential-mode Ćuk rectifier (IM-DMCR) based universal battery supercharger (UBS) are addressed at a component and a system level. These challenges are manifested in power and control stages. Each design aspect is analyzed with a simplified model that captures the low- and high-frequency behaviors of the PES. The analysis is used to address the challenges of the high-power PES design leading to the best practices to minimize these challenges.

The rest of this article is organized as follows. In Section II, the UBSs IM-DMCR topology and its model are briefly introduced. In Section III, the power stage of the UBS is analyzed, and the challenges in design using an IM-DMCR are addressed. In

Manuscript received 8 October 2021; revised 3 January 2022; accepted 12 February 2022. Date of publication 18 February 2022; date of current version 25 August 2022. Paper 2021-FSUC-1070.R1, presented at the 2021 IEEE 12th International Symposium on Power Electronics for Distributed Generation Systems, Chicago, IL, USA, Jun. 28–Jul. 1, and approved for publication in the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS by the FAST, SUPER FAST and ULTRA SUPER FAST Intelligent and Smart Charging Solutions for Electric Vehicles of the IEEE Industry Applications Society. This work was supported by Advanced Research Projects Agency Energy, U.S. Department of Energy, under Award DE-AR0000903 in the CIRCUITS program monitored by Dr. Isik Kizilyalli. (Corresponding author: Sudip K. Mazumder.)

Moiem Mohamadi and Sudip K. Mazumder are with the Department of Electrical and Computer Engineering, University of Illinois at Chicago, Chicago, IL 60607-7101 USA (e-mail: mmoham65@uic.edu; mazumder@uic.edu).

Nikhil Kumar is with Canoo, Torrance, CA 90501 USA (e-mail: nikhil.kumar@canoo.com).

Ankit Gupta is with Raytheon Technologies Research Center, East Hartford, CT 06108 USA (e-mail: guptaank1@rtx.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TIA.2022.3152467>.

Digital Object Identifier 10.1109/TIA.2022.3152467




Fig. 1. Three-phase IM-DMCR topology in a UBS.

Section IV, the control architecture and challenges associated with the high-power control are discussed. In Section V, the experimental prototype of the high-power UBS is presented, along with parametric and time-domain results analysis. Finally, Section VI concludes this article.

## II. CONVERTER TOPOLOGY AND MODEL OUTLINE

DMCR has been explored, under low-power conditions and without using IM, in previous publications in terms of the operational modes, modulation, and control architecture [25]–[28]. The high-power IM-DMCR topology is shown in Fig. 1 that forms the basis for the UBS. The IM-DMCR is a single-stage high-power converter with variable gain capable of increasing or decreasing input voltage. A reduced converter stage will potentially enable higher power density and efficiency. Input- and output-side inductors make the converter continuous input and output currents, while the proportional voltages on both inductors ease integrating both in an integrated magnetics structure [29], [30]. If further isolation is required, transformers can be integrated into the device without increasing device count [31]. Therefore, the filtering requirements for input and output sides are reduced [32]. Additionally, since the energy transfer is indirect (capacitive) in the  $\hat{C}$ uk converter, this will further reduce the filtering requirements. Finally, discontinuous operation of the converter can be exploited to reduce the switching losses [33].

Target specifications for the UBS are presented in Table I. In this section, a simplified high- and low-frequency model is presented that is used in the design and optimization procedure.

To improve the efficiency of the IM-DMCR, a discontinuous modulation scheme (DMS) is used [34], [35]. The voltage and current stresses and oscillations are modeled for the power-stage components for operating conditions. For the low-frequency

TABLE I  
SPECIFICATION OF THE IM-DMCR

| Specification  | Value           |
|--|-----------------|
| Input Voltage ( $V_{ab}, V_{bc}, V_{ca}$ )                               | 480 Vrms (L-L)  |
| Output Voltage ( $V_{dc}$ )  | 500 Vdc         |
| Power (P)  | 60 kW           |
| Ac-Link Capacitance ( $C_{f1}^a, C_{f1}^b, C_{f1}^c$ )                   | 0.86 $\mu$ F    |
| De-Link Capacitance ( $C_{d0}^a \parallel C_{d0}^b \parallel C_{d0}^c$ ) | 4.7 mF          |
| Blocking-Link Capacitance ( $C_{B1}^a, C_{B1}^b, C_{B1}^c$ )             | 0.92 $\mu$ F    |
| Switching Frequency ( $f$ )  | 50 kHz          |
| Input-side Inductor ( $L_{f1}^a, L_{f1}^b, L_{f1}^c$ )                   | 75 $\mu$ H      |
| Output-side Inductor ( $L_{f0}^a, L_{f0}^b, L_{f0}^c$ )                  | 75 $\mu$ H      |
| Coupling factor (Input-Output, $k$ )                                     | 0.46            |
| Max. Operating Temperature ( $T_{max}$ )                                 | 80 $^{\circ}$ C |

components, it is assumed that the input is a set of balanced three-phase voltages

$$[V_{ab} \ V_{bc} \ V_{ca}] = V \left[ \sin(\omega t) \ \sin\left(\omega t - \frac{2\pi}{3}\right) \ \sin\left(\omega t + \frac{2\pi}{3}\right) \right] \quad (1)$$

$$V^* = \min \{V_{ab}, V_{bc}, V_{ca}\}. \quad (2)$$

The gains are generated in the model as follows:

$$[G^a \ G^b \ G^c] = \frac{1}{\sqrt{3}} \frac{V_{dc}}{V} \left[ |V^*| V_{ab} + |V^*| V_{bc} + |V^*| V_{ca} \right]. \quad (3)$$

Following that, the duty cycles are found to be

$$D^{PH} = G^{PH} / (1 + G^{PH}) \ \forall PH \in \{a, b, c\}. \quad (4)$$

The peak input current is controlled using a proportional-resonance compensator. The control architecture is outlined in [34] and [36]. Thereafter

$$[I^a \ I^b \ I^c] = I_{pk} \left[ \sin\omega t \ \sin\left(\omega t - \frac{2\pi}{3}\right) \ \sin\left(\omega t + \frac{2\pi}{3}\right) \right] \quad (5)$$




Fig. 2. Select low-frequency waveforms of the IM-DMCR.

and the currents through the power-stage components are

$$\begin{bmatrix} I_{LI}^{PH} & I_{LO}^{PH} & I_{SI}^{PH} & I_{SO}^{PH} \end{bmatrix} = I^{PH} \begin{bmatrix} 1 & G^{PH} & 1 & G^{PH} \end{bmatrix} \quad (6)$$

$$I_{dc} = I_a G_a + I_b G_b + I_c G_c. \quad (7)$$

In (7),  $I_{LI}^{PH}$  is the ac-side inductor current of phase  $PH$ ,  $I_{LO}^{PH}$  is the dc-side inductor current of phase  $PH$ , and  $I_{SI}^{PH}$  and  $I_{SO}^{PH}$  are the switch currents of the ac-side and dc-side devices, respectively. The corresponding component voltages are found to be

$$\begin{bmatrix} V_{CO}^{PH} & V_{CI}^{PH} & V_{CB}^{PH} \end{bmatrix} = V_{dc} \begin{bmatrix} 1 & G^{PH} & 1 & G^{PH} \end{bmatrix}. \quad (8)$$

The resulting waveforms for some of these equations are presented in Fig. 2 at the rated power of 60 kW.

For the high-frequency modeling, the ac component is calculated using the state-space equation of each phase module with the initial condition from the previous low-frequency operation point and the average component from the low-frequency solution of the IM-DMCR. The low-frequency average component of the IM-DMCR is assigned as follows:

$$X^{PH} = \begin{bmatrix} I_{LI}^{PH} & I_{LO}^{PH} & V_{Cb}^{PH} & V_{CO}^{PH} \end{bmatrix}^T. \quad (9)$$

This value is used as the average value in (10) to predict the high-frequency behavior of the converter for two switching cycles, for rising and falling ripple

$$\frac{dX^{PH}}{dt} = \begin{Bmatrix} K^{-1} (A_1 X^{PH} + B_1 V_{CI}^{PH}) \\ K^{-1} (A_2 X^{PH} + B_2 V_{CI}^{PH}) \end{Bmatrix}. \quad (10)$$

The high-frequency component of the converter is shown in Fig. 3 for the state-space variables at an instance ( $t = \frac{2\pi}{3}$  or  $\sim 2$  rad) along with the low-frequency profile. As presented, following the DMS, only two high-frequency components are switching at this instance (phases A and B), while phase C is not switching and following the low-frequency trend.

Using the low- and high-frequency components of the state-space variables in this simplified representation, the power-stage components are designed and optimized without a complicated physical model. In this approximation, the high- and low-frequency temporal scales are assumed to be wide apart. Also, the input voltage is assumed to be constant.




Fig. 3. Select high-frequency waveforms of the DMCR at  $t = \sim 2$  rad.




Fig. 4. Sample piece of copper for analyzing PCB performance parameters.

### III. POWER-STAGE CHALLENGES

In this section, power-stage challenges associated with high-power IM-DMCR are outlined.

#### A. High-Current PCB (HC-PCB) Design

To assemble the converter with low form factor, the components need to be connected with low inductance and resistance while maintaining reasonable temperature. HC-printed circuit board (PCB) that utilizes heavy copper is appropriate to link several components in a small package. The ability to integrate light and heavy copper simultaneously further improves the surface utilization of the HC-PCB.

The HC-PCB design optimization has the following three aspects:

- power losses and associated temperature rise;
- physical volume and weight of the board, affecting the power density and specific power;
- inductance and capacitance causing current or voltage oscillation.

Assuming a constant length ( $L = 150$  mm) of the sample copper piece, these three design aspects are explored, as shown in Fig. 4, with variation in width ( $W$ ) and thickness ( $T$ ). These parameters are calculated with converter specifications presented in Table I.

As evident from Fig. 5, by increasing thickness ( $T$ ) in the sample plane, the ratio of ac to dc resistance is ( $f_r = R_{ac}/R_{dc}$ ) and the ratio of reactance to dc resistance is ( $f_x = X/R_{dc}$ ). This trend is aligned with increasing the volume and weight of the HC-PCB as well. On the other hand, increasing the thickness will reduce both conductive (within the copper) and convective (copper-to-ambient) thermal resistance and reduce




Fig. 5. Sweeping design variables with copper width and thickness.




Fig. 6. Five-dimensional design space for the HC-PCB.

the dc resistance and, consequently, dc power losses. The smaller thickness ( $T$ ) can be compensated by increasing the width ( $W$ ), however, that yields adverse effects on the size and weight.

A five-dimensional (polygonal) design space is shown in Fig. 6, including samples thickness, width, track inductance, loss, and volume. From the trends projected in Fig. 6, the designer can limit the thickness ( $T$ ) by adjusting the minimum width ( $W$ ) of a certain copper. This tradeoff needs to be corrected by the tolerable temperature rise or loss as well as the inductance of the polygon (the size of the circle represents the relative loss of each design point). This is inversely related to the volume (power density) and weight (specific power). The inductance of the polygon tends to be lower at heavier copper, which enables faster switching and lower losses in the converter.

Considering the specification of this design, 16 oz/ft<sup>2</sup> is selected as relative optimal weight for the converter. This is augmented with an embedded 2 oz/ft<sup>2</sup> copper for the sensing signal routing and surface mounted device (SMD) components. With this copper design, the temperature rise profiles for input




Fig. 7. Temperature rises in the ac side, dc side of the IM, and dc current in the sample copper sample.




Fig. 8. Current patches in the high-power PCB for the major current carrying sections.

inductor current, output inductor current, and output dc current at the rated power are shown in Fig. 7. This representation of the temperature rise is for the sample copper polygon, as presented in Fig. 4 (no thermal capacitance). It should be noted that, in practice, the temperature rise is slower due to the thermal capacitance of the copper. This analysis informs the HC-PCB design consideration for respective loop current, as shown in Fig. 8. The return path for all currents is the ground plane laid along with the board. The minimum plane width is 50 mm. Switch current loops are distributed on several layers with smaller width to reduce inductance and ac resistive losses.

### B. Integrated Magnetics

Along with the switching devices, the magnetic components affect the efficiency, volume, and weight of a PES. Soft-magnetic materials are prevalent in the inductors/transformers, which are used in the converter. Ferrite is traditionally used to yield low losses at high frequency and high permeability; however, the application of ferrite in high power is limited by either using a large core size (yielding low-power density) or inserting airgap (yielding low permeability and fringing fields). On the other hand, iron-based soft-magnetic materials, such as iron powder and electrical steel, are used in high-power application due to their high saturation tolerance at high dc bias. However, these




Fig. 9. Comparison of efficiencies of two IMs (for one IM-DMCR module) developed using iron-powder and Metglas materials.

TABLE II  
CHARACTERISTICS OF IMs USED IN THE EFFICIENCY COMPARISON OF IRON-POWDER MATERIAL AND METGLAS IN THE IM-DMCR MODULE

| Specification    | Iron Powder         | Metglas             |
|------------------|---------------------|---------------------|
| Manufacturer     | MicroMetal          | Hitachi Metals      |
| Part number      | E315-52A            | AMCC80              |
| Stacking         | Yes (Double E)      | Yes (Double C)      |
| Effective Length | 193 mm              | 244 mm              |
| Effective Area   | 490 mm <sup>2</sup> | 525 mm <sup>2</sup> |
| Mass             | 660 g               | 938 g               |

materials are not comparable to ferrite regarding high-frequency loss and permeability.

SiC devices enable high-power switching at increased frequency; therefore, the magnetic components in the converter also need to rise to this challenge. Nanocrystalline and amorphous-metal-based materials are being increasingly used in the high-power applications [37]–[40]. Other techniques, such as flux cancellation and IM, combined with the improved performance of these materials push the power/frequency limits even further [41].

The symmetry of the DMCR topology using IM can significantly enhance the power density and efficiency of the converter [26], [27]. Based on the work done in [28] and the simplified model outlined therein, several winding configurations with different couplings have been studied with different core materials. High-power experimental comparisons are made between IM made with iron-powder core (double EE) and Metglas (double C) in a single DMCR module. In this experiment, the power loss of the soft material is evaluated for the DMCR module's IM at 450 V and 50 kHz, while the power is swept from 2.5 to 26 kW. In Fig. 9, the efficiency results are shown for both the materials with approximately the same size for the IM. The specifications of both cases are presented in Table II, while the physically fabricated device is presented in Fig. 10. The purpose of this experiment is to evaluate the relative performance of the Metglas relevant to the iron powder. The losses are improved significantly while compromising moderately on the size. To realize this IM with the Metglas material, double C geometry is




Fig. 10. Side by side comparison of iron powder and Metglas-material-based IM with relatively the same size.




Fig. 11. IM design architecture for high-power IM-DMCR with double C cores.

selected instead of an iron-powder IM with double EE geometry. Following the magnetic device architecture, as shown in Fig. 11, the IM design is carried out.

There are certain constraints in the design of high-power IM that impose limits on design space boundaries. The thermal resistance of the core and winding, allowable temperature rise, required inductance, power density, and efficiency are among some of the more salient factors. Multiple design points are evaluated with two candidates Metglas (AMCC xx) cores [42] (AMCC200 and AMCC80). The key specifications of each design (encompassing loss, average flux density, and inductance) are shown in Fig. 12 with varying number of turns ( $N$ ) and airgap length ( $l_g$ ), where  $N \in \{5, 10, 15, 20\}$  turns and  $l_g \in \{0.5, 1, 23\}$  mm.

It should be noted that the inductance of the IM is limited by the stability limits of the feedback system and the ripple handling capability of the power stage. The power losses are limited by the thermal limits of the wire and the core. The average flux density is limited by the saturation flux density and B–H curve of the core material. Finally, the number of turns that can be placed on each core, as illustrated in Fig. 11, is limited by the bobbin size, bowing factor, and fill factor of the wire, as well as the available window area of the IM core.




Fig. 12. Magnetics design space with imposed limits on losses, window is of the core (red plane for AMCC200 and green plane for AMCC80), and minimum inductance required.




Fig. 13. Maximum flux density at peak current for both ac-side and dc-side windings in the integrated magnetics.

Considering the maximum dc current through the IM and temperature rise of the windings of the IM, Litz wire with 1350 strands AWG #38 gives the current density of  $540 \text{ cm}^2/\text{A}$  at a peak load current of  $120 \text{ A}_{\text{dc}}$ . The wires are rated for insulation up to 1 kV. The thermal conductions of the windings are through natural convection because the windings are distributed on different limbs, and they include both ac-side and dc-side currents; the flux density is not uniform on the core. The maximum flux bias on all three limbs of the IM is shown in Fig. 13 in a line cycle. Limb 2 shows a trivial difference in the flux between the two sizes due to partial flux cancellation. Limb 3 hosts a major part of the dc-side winding resulting in much higher flux density and dictates the size of the core. The hard saturation and soft saturation limits for the core material are presented, and the designs exceeding them are avoided.

To avoid saturation at peak ac-side current as well as full load dc-side current while adhering to design limits dictated by the thermal, physical, and circuit constraints, the design point  $\{N = 10 \text{ and } l_g = 2 \text{ mm}\}$  is selected from Fig. 12. This design point is selected to get low loss while compromising the size slightly. The acceptable design points are in the arrow




Fig. 14. Flux density field distribution on the IM-DMCR at the peak high-frequency current ripple and peak low-frequency bias for ac- and dc-side windings.

direction of the limit planes. In doing so, limits of Fig. 13 should be considered such that the cores are not saturated; this is especially important in the loosely coupled magnetics used in this design since the cores are not saturated; this is especially important in the loosely coupled magnetics used in this design since the windings are distributed on all limbs and the dc-side windings create large high flux density (refer to Fig. 14). The total copper and core losses are 36.37 W and 275 W, respectively, while the weight and winding factor are determined to be 4195 g and 0.24, respectively. Maximum flux densities on limbs 1–3 are found to be 818 mT, 213 mT, and  $-133 \text{ mT}$ , respectively, while the maximum high-frequency flux densities are determined to be 964 mT, 213 mT, and 1193 mT on limbs 1–3, respectively. The average dc-biased inductance matrix for  $W_{11}$ ,  $W_{12}$ ,  $W_{21}$ , and  $W_{22}$  as referred to in Fig. 11 is found to be the following:

$$L = \begin{bmatrix} W_{11} & W_{12} \\ W_{21} & W_{22} \end{bmatrix} = \begin{bmatrix} 116 & -31 \\ -31 & 103 \end{bmatrix} \mu\text{H}.$$

This matrix is extracted from the finite element method (FEM) analysis of the IM carried out in ANSYS MAXWELL. The flux density distribution of this IM design is presented in Fig. 14 at the peak dc-bias excitation from the ac side ( $102 \text{ A}_{\text{peak}}$ ) and dc side ( $120 \text{ A}_{\text{dc}}$ ) with the maximum point (red) in the color map is saturation flux density of the Metglas material (1.56 T). The fabricated IM is shown in Fig. 15 as used in the 60 kW IM-DMCR setup.

### C. Input Filter Design

To curb the electromagnetic interface (EMI) conduction noise caused by switching operation, a line filter is designed to keep the current ripple within the converter. The design methodology is adopted from the article presented in [43], augmented by the high-power consideration in the process.

The input impedance of the converter starts to resonate with the input filter at the corner frequency of the input filter. While the input filter is inevitable to prevent switching frequency and its



Fig. 15. Fabricated IM comprising Litz wire and Metglas cores.




Fig. 16. (a) Input filter resonance oscillations. (b) Resonance current path in the differential module.

harmonics from entering the source, it causes these resonances that may jeopardize the performance of the converter.

An  $LCL$  filter topology is used at the input of the rectifier to maintain the EMI noise. Due to the topology of the IM-DMCR, only the addition of one line inductor is needed since the input side of the converter has the  $CL$  component to perform the filtering. This is shown in Fig. 1, where the first inductor is shown as  $L_f^{PH}$ , capacitor is shown as  $C_I^{PH}$ , and the second inductor is shown as  $L_I^{PH}$  ( $\forall PH \in \{a, b, c\}$ ).

The challenges associated with the filter for this design are as follows: first, avoiding the frequency resonance with the passive components and, second, avoiding resistive elements due to the nature of the high power as it will result in extra losses.

The resonance problem is shown in the three-phase current at a line voltage of  $480 V_{\text{rms}}$  and peak current controlled at  $24 A_{\text{peak}}$ , as shown in Fig. 16(a). In Fig. 16(b), the resonance current path is shown in a differential module when phase  $C$  is carrying the return current.




Fig. 17. DP test setup for characterization of the 1700 V SiC module.

To avoid this problem, the corner frequency of the filter and the resonance frequencies of the converter (input impedance transfer function) need to be stagnated to avoid overlap. At the input, a laminated iron inductor with 1.2 mH of inductance is selected. This inductor with the input capacitance of the converter  $0.87 \mu\text{F}$  and inside inductors effective input inductance  $\sim 90.87 \mu\text{H}$  ( $L_{\text{eff}} = L_I^{PH} (1 + k^2)$ ) shapes the  $LCL$  input filter. The attenuation of the filter is on the input-side inductor current, which is  $\sim -117$  dB at the switching frequency (50 kHz) with the resonance frequency of ( $\sim 18.56$  kHz).

#### D. SiC Power Module

Dominant Semiconductor in low voltage classes of 1200V and 1700V is SiC MOSFET, which is being used for pushing the performance limits in high-voltage, high-power applications. Based on the topology and worse operating conditions, maximum voltage and current stress across the device are 1178 V and 330 A, respectively. Multiple discrete devices can be used to support such high currents; however, this increases the stray inductance and complexity of the HC-PCB design. For the DMCR-based off-board charger, a 1700 V SiC power module is used. SiC power modules provide maximum current throughput while operating at elevated temperatures. Since the power module is not an off-the-shelf product, and with a limited amount of information, a DP test setup is prepared for its characterization, as shown in Fig. 17.

The power module was characterized for different case temperatures and gate resistances at the drain-to-source voltage and current of 800 V and 100 A, respectively. Fig. 18(a) displays the reverse recovery current profile with variation in the case of temperature and gate resistance. For a given operating temperature, the SiC module body diode generates lower reverse recovery current at gate resistance of  $6.2 \Omega$ . However, as evident from Fig. 18(b), it yields higher switching energy loss due to larger turn-ON and turn-OFF transition time. In addition to that, total switching energy loss ( $E_{\text{total}}$ ) remains approximately constant with temperature rise. However, independently, turn-ON and turn-OFF losses do not follow the same trend. The turn-ON losses reduce, while the turn-OFF loss increases with temperature. This is due to the negative temperature coefficient dependence of threshold voltage. With multiple experimental observations,




Fig. 18. (a) Reverse recovery current profile. (b) Total switching energy loss during turn-ON and turn-OFF transitions with case temperature and gate resistances.


$R_g = 5 \Omega$  is chosen as the gate resistance. The transition time for the SiC power module at 800 V, 100 A is found to be 150 ns. This characterization aids in optimizing the electrical and thermal performance of the SiC power module. The turn-ON and turn-OFF transitions are depicted in Fig. 19 for one of the conducted experiments, as shown in Fig. 18.

### E. Capacitors

The classical  $\hat{C}$ uk converter works based on capacitive energy transfer through the blocking capacitors. While in the IM-DMCR, there is an extra energy transfer route through the magnetic coupling, the main portion of the output energy is transferred through the capacitive link. On the other hand, the dc link traditionally takes a larger portion of the converter's size (volume and mass).

Therefore, the optimized design of capacitors is critical in the overall power density and performance. The ac-link capacitors, while insignificant (in some cases can be removed) in the traditional  $\hat{C}$ uk converter, are important in IM-DMCR. First, the voltage of this capacitor is unidirectional; therefore, there is a dc-bias voltage on the capacitor that needs to be considered in the DMS. Second, its ability to sink the ripple current is critically important in maintaining total harmonic distortion (THD) of the DMCR on the grid-side interface.

Using the simplified model in Section I, the voltage across the blocking capacitor and the rms current through it are evaluated. The blocking capacitor carries the ac-side inductor ripple when the dc-side device is ON and vice versa. During the switching transitions, high  $di/dt$  through this capacitor can cause oscillation



(a)



(b)

Fig. 19. (a) Turn-ON and (b) Turn-OFF transitions of SiC MOSFET module during DP test. In this figure, the blue signal is switch current (50 A/div), the green signal is switch voltage (500 V/div) that shows the switch current. This test is conducted at 800 V.




Fig. 20. High-frequency commutation loop layout of the blocking capacitors and the HB module.

in its voltage, which is across the device. Therefore, minimizing the loop inductance with the half-bridge module that makes the ac-side and dc-side devices is critical to avoid severe oscillation across the switch. Besides that, placing low equivalent series resistance (ESL) multilayer ceramic capacitor (MLCC) in parallel with a smaller loop can also redirect the current ripple away from the switch. The layout and commutation loops for this loop are shown in Fig. 20.

The second facade is the ripple current through the blocking capacitor. This ripple is at the switching frequency, and it depends on the ripple of IM. The choice of blocking capacitors is limited by the circuit parameters ( $C_B$ ,  $V_{CB,max}^{LF}$ ,  $\Delta i_{CB,max}$ ), losses/temperature rise ( $P_{Loss}$ ,  $\Delta T_{max}$ ), and the size constraints ( $m_{CB}$ ,  $Vol_{CB}$ ). At each operating point on the  $LF$  scale

$$V_{CB,max}^{PH} = V_{dc} (1 + G^{PH}) \quad (11)$$

$$\Delta i_{CB,max}^{PH} = \Delta i_{LI}^{PH} = \frac{D^{PH} V^{PH} (L_O^{PH} - L_m^{PH})}{f_s (L_I^{PH} L_O^{PH} - L_m^{PH2})} \quad (12)$$

$$\Delta V_{CB,max}^{PH} = \frac{I_{LI}^{PH} D^{PH}}{C_B f_s}. \quad (13)$$

The power loss and subsequent temperature rise are given as follows [44]:

$$\Delta T_{max} = T_{amb} + R_{th} P_{Loss} \quad (14)$$

$$P_{Loss} = ESR(\text{rms} \{ \Delta i_{LI}^{PH} \})^2 + \frac{(V_{CB,max}^{PH})^2}{R_{ins}}. \quad (15)$$

In (11)–(15),  $T_{amb}$  is the ambient temperature considered to be  $25^\circ\text{C}$ ,  $\Delta T_{max}$  is the maximum temperature rise in the capacitor,  $f_s$  is the switching frequency,  $R_{th}$  is thermal resistance of the capacitor,  $R_{ins}$  is the insulation resistance of the capacitor, and ESR is the equivalent series resistance of the capacitor. The capacitor related components can be found in the datasheets, and the circuit variables are derived from the simplified model, as introduced in Section I. The values used for the design are presented in Table I. According to the constraints demanded from the circuit and thermal and insulation limits of film capacitors,  $2 \times 0.47 \mu\text{F}$  capacitors are placed in parallel for the blocking capacitor.

The dc-link capacitor is one of the voluminous parts of the converter. Aluminum electrolytic capacitors are used for their high energy density and fixed capacitance under dc voltage bias. In the IM-DMCR with DMS, the low-frequency ripple ( $f_{line}$ ) is filtered by the dc-link capacitors, while they can filter high-frequency ( $f_s$ ) ripple from the switching of the inductor current; however, to avoid high-frequency oscillation in the output voltage, a small value ceramic capacitor ( $C_{Dc}^{HF}$ ) can be placed in parallel with the AL electrolytics' capacitors ( $C_{Dc}^{LF}$ ), and both ripples are represented as follows:

$$\Delta V_{Dc}^{LF} = \sum_{PH \in a,b,c} \frac{I_{LO}^{PH}}{24 C_{Dc}^{LF} f_{line}} \quad (16)$$

$$\Delta V_{Dc}^{HF} = \frac{I_{LO}^{PH}}{8 C_{Dc}^{HF} f_s}. \quad (17)$$

To keep the output voltage swing within 5 V, which is recommended for the Li-ion batteries,  $12 \times 360 \mu\text{F}$  electrolytic capacitors are parallel. To reduce the high-frequency pollution of the output voltage, one  $1 \mu\text{F}$  MLCC is placed in parallel to the dc link closer to the switching leg.

To maintain the applied ac voltage to the IM-DMCR phase module and remove the high-frequency ripple on the input modular voltage, a small high-frequency capacitor needs to be




Fig. 21. Cooling solution for the high-power IM-DMCR. (a) Side view (b) front view.

placed in the input side of the converter (as explained in Section III-C; this capacitor also serves as C link of the input  $LCL$  filter). This capacitor is usually considered as an extension of the EMI filter. However, since the voltage across it is used to synchronize the converter by the phase lock loop (PLL), it is discussed in this article. The voltage ripple across the ac link is

$$\Delta V_{CI}^{PH} = \frac{\Delta I_{LI}^{PH}}{8 C_I^{PH} f_{sw}}. \quad (18)$$

To stabilize this voltage and keep the high-frequency ripple within the converter,  $0.86 \mu\text{F}$  film capacitor is placed on the ac link. Alternatively, ceramic capacitors with class 2 dielectric can be used to reduce the size significantly; however, they tend to be a lot more costly and less reliable.

### F. Thermal Design

In EV applications, the available volume and weight of various components are of the essence. Efforts are made to shrink the components to make EVs more spacious and lightweight. This requires the manufacturers to move toward electronics that have the higher form factor and lower specific weight, which, in turn, creates a design challenge for finding the most efficient yet cost-effective modes of removing excess heat for keeping the critical components within optimum operating temperature ranges. Apart from conventional air-cooled heat sinks, liquid-cooled cold plates have gained widespread acceptance and have emerged as an attractive alternative for high-power and high-density PES. Liquid cooling takes advantage of the higher density, thermal conductivity, and heat capacity of the liquid in comparison to air. Furthermore, in comparison to a tubed single-side cooling, double-sided cold plates with microchannels allow the exchange of heat in much efficient way by reducing the overall thermal resistance while allowing cooling of the top- and bottom-side simultaneously.




Fig. 22. Infrared image of the thermal performance of the UBS components. (a) HB SiC module. (b) Integrated magnetics core and windings. (c) Blocking capacitor as well as ac-side capacitor. (d) Cree's HB gate driver.

Fig. 21 shows the connection of IM and power module to the double-sided cold plate. The cold plate is from the Wieland-Microcolon. The power modules, due to their fast thermal transients and low thermal capacitance, are placed on top of the microchannel, and the integrated magnetics are placed on the other side on the main liquid circulation channels (double-sided cooling). Water is used as a cooling liquid and its temperature and circulation are controlled by an RC045 KODIAK circulating chiller. The chiller has a maximum heat dissipation of 5900 W. The water temperature is controlled at 19 °C.

Fig. 22(a)–(d) shows the thermal capture of the IM-DMCR power-stage components. Temperature rises of half-bridge SiC module, IM, blocking capacitor, and gate driver are shown, respectively, in Fig. 22(a)–(d).

#### IV. CHALLENGES IN CONTROL IMPLEMENTATION AND OPERATION

The control architecture of the IM-DMCR is presented in the previous publications [26], [27]. In this section, challenges related to scaling up the power in the IM-DMCR are outlined.

##### A. Total Harmonic Distortion

Increasing the voltage in the  $\hat{C}$ uk converter directly affects the small signal and large signal gains of the system. To maintain the same level of stability and current control tracking: 1) proportional, 2) resonance gains of the compensator are tuned, 3) higher order compensations (4th, 5th, and 7th) are added to keep the THD under 5%, 4) input capacitance from 5  $\mu$ F in low-power design to 0.86  $\mu$ F, the latter is a combination of two ceramic capacitors and a film capacitor.




Fig. 23. (a) Three-phase line currents. (b) Spectral decomposition of the line current.

##### B. Third Harmonic

Due to nonidealities in the three-phase system and lack of neutral connection in DMCR, there exists a salient presence of the third harmonic in the line currents (see spectral decomposition in Fig. 23). To overcome this, passives need to be symmetrical in all phases as well as fine tuning the PLL controller.

##### C. Dead Time

A higher dead time between the switching of the devices results in loss of duty cycle near the zero crossing. As a result, the gate-to-source voltage does not recognize small duty-cycle widths, does not switch the device, and does not affect the THD of the input current. This effect becomes more pronounced with the devices of high transition time (rise time and fall time) as to ensure no overlap of drain-to-source voltage ( $V_{ds}$ ) between high side and low side devices during transition, and a large dead time is required. A lower dead time can improve the THD; however, it results in shorting of the ac-link capacitor, which, in turn, dips the output voltage and results in loss of efficiency. In lieu of this, the dead time is optimized on the current setup and is kept at 800 ns.

##### D. Power Factor Correction

Near unity power factor is achieved by sensing the input modular voltages. The voltage sensors must cover the entire range from 0 to 678 V and are typically designed for the highest sensing voltage. This results in a loss of accuracy at lower operating voltages and affects the power factor correction. Furthermore, in a three-phase system, since the three input voltage vectors are 120° apart (ideally 0°, 120°, and 240°), the loss of power factor correction (PFC) becomes more pronounced and reduces the total active power component. To mitigate this, a phase compensation of 20° is given in the code such that the three reference vectors that are generated by sensing the input voltages are aligned at 20°, 140°, and 260° but still apart by 120°.




Fig. 24. (a) IM-DMCR experimental setup. (b) Power-stage components and board of the IM-DMCR.

## V. EXPERIMENTAL RESULTS

Based on the design criteria in Sections III and IV, a 60 kW experimental IM-DMCR is designed and tested. Experimental setup and the IM-DMCR board configurations are shown in Fig. 24(a) and (b), respectively. Two 32 kW, TC32.500.80-Q14-GSS-20064 battery emulators from Regatron are placed in parallel and controlled through serial communication to act as the load for the battery charger. The power supply is a 60 kW ac source made by combining four 3150AFX supplies from Pacific Power. All the time-domain voltage measurements are made by THDP0200 probes, and the current measurements are done by TCP303 current probes with TCPA300 amplifiers. Component values for rated power experimental results are presented in Table I.

The semiconductor device is a half-bridge 1.7 kV, 600 A SiC device from Cree accompanied by off-the-shelf gate drivers. Integrated magnetics is made by Metglas core supplied by Hitachi Metals America and Litz wire from New England Wire Technologies. The HC-PCB is manufactured by EPEC technologies.

To demonstrate the operational functionality of the experimental setup at 60 kW, the power level of the UBS is increased gradually by increasing the input current reference. Fig. 25 displays a comparison of the tracking reference and feedback current.

The mismatch in the phase current is owing to the dissimilarity in the passives between the IM-DMCR modules and propagation delays mismatch on each driver.




Fig. 25. Input current feedback and reference for phases A, B, and C.




Fig. 26. Efficiency of the experimental DMCR for two different battery modes with varying power.




Fig. 27. THD in the experimental setup at two different battery modes with varying power.

Fig. 26 shows the parametric plots of the efficiency of phases A, B, and C with input power variation for two modes of battery charging. The IM-DMCR with hard switching reaches a peak of 93% efficiency at 30 kW and is plateaued at 92.5% from 20% to 100% of the rated power.




Fig. 28. Steady-state time-domain results of the three-phase input current and phase A input voltage. The yellow curve is phase A current (40 A/div), the blue curve is phase B current (40 A/div), the purple curve is phase C current (40 A/div), and the green curve is phase A voltage (100 V/div).




Fig. 29. Sequence of increasing the power on the UBS setup from 20% of the rated power to the rated power.

Fig. 27 plots the THD of phases A (red), B (green), and C (blue) and the THD reduces from 7% to 2% on average as the power is increased to the rated power. The reduction in THD is the result of an increment in the fundamental current component, while the fundamental voltage component is the same.

Fig. 28 displays the steady-state time-domain waveform for input currents phase A (yellow), phase B (blue), phase C (purple), and L-N voltage of phase A (green) at the rated power of 60 kW.

Fig. 29 displays the sequence of increasing the power on the IM-DMCR setup during the initial testing phase. The signals in yellow, green, and purple represent phase A current, phase A voltage, and output voltage, respectively. As evident from Fig. 29, the prototype is turned ON at a lower input voltage of 40 V<sub>RMS</sub> (L-L) and is ramped up to 480 V<sub>RMS</sub> (L-L) in 15 s. In this duration, the input current can maintain its tracking reference of 20 A due to the current control mode of operation. When the input voltage reaches 480 V<sub>RMS</sub> (L-L), the input power is increased from 13.5 to 60 kW by increasing the current reference from 20 A<sub>peak</sub> to 100 A<sub>peak</sub>.

## VI. CONCLUSION

In this work, the design challenges associated with IM-DMCR-based SiC UBS are presented. Furthermore, appropriate methodologies to address technical challenges in high-power design are discussed. The design challenges encompass power

and control stages. Regarding the former, the focus of this manuscript has been on IM, HC-PCB, SiC power module, thermal design, and capacitors considering on efficiency and power density. The control challenges focus on the implementation and operation with performance metrics focusing on power quality, dead time, and power factor correction considering dynamic performance. Finally, a 60 kW IM-DMCR for a UBS is experimentally fabricated and tested, yielding satisfactory performance.

## ACKNOWLEDGMENT

The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

## REFERENCES

- [1] "Introduction—Global EV outlook 2021—Analysis," Int. Energy Agency, Paris, France, Accessed: Aug. 20, 2021. [Online]. Available: <https://www.iea.org/reports/global-ev-outlook-2021/introduction#abstract>
- [2] A. Brown, S. Lommele, A. Schayowitz, and E. Klotz, "Electric vehicle charging infrastructure trends from the alternative fueling station locator: First quarter 2020," Nat. Renewable Energy Lab., Golden, CO, USA, Tech. Rep. NREL/TP-5400-77508, 2020. [Online]. Available: <https://www.nrel.gov/docs/fy20osti/77508.pdf>
- [3] U.S. Department of Energy, "Electrification and decarbonization: Exploring U.S. energy use and greenhouse gas emissions in scenarios with widespread electrification and power sector decarbonization," Nat. Renewable Energy Lab., Golden, CO, USA, Tech. Rep. NREL/TP-6A20-68214, 2017. [Online]. Available: <http://www.osti.gov/servlets/purl/1372620/>
- [4] M. Yilmaz and P. T. Krein, "Review of battery charger topologies, charging power levels, and infrastructure for plug-in electric and hybrid vehicles," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2151–2169, May 2013, doi: [10.1109/TPEL.2012.2212917](https://doi.org/10.1109/TPEL.2012.2212917).
- [5] M. A. H. Rafi and J. Bauman, "A comprehensive review of dc fast-charging stations with energy storage: Architectures, power converters, and analysis," *IEEE Trans. Transp. Electrification*, vol. 7, no. 2, pp. 345–368, Jun. 2021, doi: [10.1109/TTE.2020.3015743](https://doi.org/10.1109/TTE.2020.3015743).
- [6] H. Tu, H. Feng, S. Srdic, and S. Lukic, "Extreme fast charging of electric vehicles: A technology overview," *IEEE Trans. Transp. Electrification*, vol. 5, no. 4, pp. 861–878, Dec. 2019, doi: [10.1109/TTE.2019.2958709](https://doi.org/10.1109/TTE.2019.2958709).
- [7] L. Yang, Y. Luo, R. S. K. Moorthy, D. Rahman, W. Yu, and I. Husain, "Design and test of a planarized high power density 100 kW SiC traction inverter with 1kV dc-link," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2018, pp. 3864–3871, doi: [10.1109/ECCE.2018.8557467](https://doi.org/10.1109/ECCE.2018.8557467).
- [8] H. Chen and D. Divan, "High speed switching issues of high power rated silicon-carbide devices and the mitigation methods," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2015, pp. 2254–2260, doi: [10.1109/ECCE.2015.7309977](https://doi.org/10.1109/ECCE.2015.7309977).
- [9] S. Mocevic *et al.*, "Power cell design and assessment methodology based on a high-current 10-kV SiC MOSFET half-bridge module," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 4, pp. 3916–3935, Aug. 2021, doi: [10.1109/JESTPE.2020.2995386](https://doi.org/10.1109/JESTPE.2020.2995386).
- [10] M. C. Fernandez, A. Ghosh, and R. W. Erickson, "Drive cycle based multi-objective optimization of 50 kW SiC composite dc-dc converter design for electrified automotive applications," in *Proc. IEEE 7th Workshop Wide Bandgap Power Devices Appl.*, 2019, pp. 164–170, doi: [10.1109/WIPDA46397.2019.8998795](https://doi.org/10.1109/WIPDA46397.2019.8998795).
- [11] R. Chattopadhyay, S. Guler, V. Nair, S. Bhattacharya, and P. R. Ohodnicki, "50kW nano-crystalline core based three port transformer for triple active bridge converter," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2019, pp. 4167–4173, doi: [10.1109/ECCE.2019.8912172](https://doi.org/10.1109/ECCE.2019.8912172).
- [12] M. M. Jovanovic and Y. Jang, "State-of-the-art, single-phase, active power-factor-correction techniques for high-power applications—An overview," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 701–708, Jun. 2005.
- [13] R. M. Cuzner, A. R. Bendre, P. J. Faill, and B. Semenov, "Implementation of a non-isolated three level dc/dc converter suitable for high power systems," in *Proc. IEEE Ind. Appl. Meeting*, 2007, pp. 2001–2008, doi: [10.1109/07IAS.2007.303](https://doi.org/10.1109/07IAS.2007.303).

- [14] Z. Wang, Y. Wu, M. H. Mahmud, Z. Zhao, Y. Zhao, and H. A. Mantooth, "Design and validation of a 250-kW all-silicon carbide high-density three-level T-type inverter," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 578–588, Mar. 2020.
- [15] F. Forest, T. A. Meynard, J.-J. Huselstein, D. Flumian, C. Rizet, and A. Lacarnoy, "Design and characterization of an eight-phase-137-kW intercell transformer dedicated to multicell dc-dc stages in a modular UPS," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 45–55, Jan. 2014, doi: [10.1109/TPEL.2013.2248755](https://doi.org/10.1109/TPEL.2013.2248755).
- [16] M. Jaritz, S. Blume, and J. Biela, "Design procedure of a 14.4 kV, 100 kHz transformer with a high isolation voltage (115 kV)," *IEEE Trans. Dielectr. Elect. Insul.*, vol. 24, no. 4, pp. 2094–2104, Sep. 2017, doi: [10.1109/TDEL.2017.006279](https://doi.org/10.1109/TDEL.2017.006279).
- [17] B. Li, Q. Li, and F. C. Lee, "A WBG based three phase 12.5 kW 500 kHz CLLC resonant converter with integrated PCB winding transformer," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2018, pp. 469–475, doi: [10.1109/APEC.2018.8341053](https://doi.org/10.1109/APEC.2018.8341053).
- [18] W.-S. Lee, J.-H. Kim, J.-Y. Lee, and I.-O. Lee, "Design of an isolated dc/dc topology with high efficiency of over 97% for EV fast chargers," *IEEE Trans. Veh. Technol.*, vol. 68, no. 12, pp. 11725–11737, Dec. 2019, doi: [10.1109/TVT.2019.2949080](https://doi.org/10.1109/TVT.2019.2949080).
- [19] R. B. Beddingfield, S. Bhattacharya, and P. Ohodnicki, "Shielding of leakage flux induced losses in high power, medium frequency transformers," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2019, pp. 4154–4161, doi: [10.1109/ECCE.2019.8911859](https://doi.org/10.1109/ECCE.2019.8911859).
- [20] S. Acharya, X. She, F. Tao, T. Frangieh, M. H. Todorovic, and R. Datta, "Active gate driver for SiC-MOSFET-based PV inverter with enhanced operating range," *IEEE Trans. Ind. Appl.*, vol. 55, no. 2, pp. 1677–1689, Mar./Apr. 2019, doi: [10.1109/TIA.2018.2878764](https://doi.org/10.1109/TIA.2018.2878764).
- [21] D. Chatterjee and S. K. Mazumder, "Switching transition control to improve efficiency of a dc/dc power electronic system," *IEEE Access*, vol. 9, pp. 91104–91118, 2021, doi: [10.1109/ACCESS.2021.3092017](https://doi.org/10.1109/ACCESS.2021.3092017).
- [22] Z. Zhang, B. Guo, F. F. Wang, E. A. Jones, L. M. Tolbert, and B. J. Blalock, "Methodology for wide band-gap device dynamic characterization," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9307–9318, Dec. 2017, doi: [10.1109/TPEL.2017.2655491](https://doi.org/10.1109/TPEL.2017.2655491).
- [23] Z. Zhang, F. Wang, L. M. Tolbert, B. J. Blalock, and D. Costinett, "Evaluation of switching performance of SiC devices in PWM inverter fed induction motor drives," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2014, pp. 1597–1604, doi: [10.1109/ECCE.2014.6953609](https://doi.org/10.1109/ECCE.2014.6953609).
- [24] S. Li, L. M. Tolbert, F. Wang, and F. Z. Peng, "Stray inductance reduction of commutation loop in the P-cell and N-cell-based IGBT phase leg module," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3616–3624, Jul. 2014, doi: [10.1109/TPEL.2013.2279258](https://doi.org/10.1109/TPEL.2013.2279258).
- [25] N. Kumar, M. Mohamadi, and S. K. Mazumder, "Passive damping optimization of the integrated-magnetics-based differential-mode Ćuk rectifier," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10008–10012, Oct. 2020, doi: [10.1109/TPEL.2020.2981918](https://doi.org/10.1109/TPEL.2020.2981918).
- [26] N. Kumar, M. Mohamadi, and S. Mazumder, "Experimental validation of single-stage three-phase non-isolated Ćuk rectifier," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2019, pp. 2744–2751, doi: [10.1109/ECCE.2019.8912485](https://doi.org/10.1109/ECCE.2019.8912485).
- [27] N. Kumar, M. Mohamadi, and S. Mazumder, "High performance off-board dc fast charger," in *Proc. IEEE 12th Int. Symp. Power Electron. Distrib. Gener. Syst.*, 2021, pp. 1–7.
- [28] M. Mohamadi, S. K. Mazumder, and N. Kumar, "Integrated magnetics design for a three-phase differential-mode rectifier," *IEEE Trans. Power Electron.*, vol. 36, no. 9, pp. 10561–10570, Sep. 2021, doi: [10.1109/TPEL.2021.3066506](https://doi.org/10.1109/TPEL.2021.3066506).
- [29] S. Ćuk, "A new zero-ripple switching dc-to-dc converter and integrated magnetics," *IEEE Trans. Magn.*, vol. 19, no. 2, pp. 57–75, Mar. 1983, doi: [10.1109/TMAG.1983.1062238](https://doi.org/10.1109/TMAG.1983.1062238).
- [30] A. Kulkarni, A. Gupta, and S. K. Mazumder, "Resolving practical design issues in a single-phase grid-connected GaN-FET-based differential-mode inverter," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 3734–3751, May 2018, doi: [10.1109/TPEL.2017.2767572](https://doi.org/10.1109/TPEL.2017.2767572).
- [31] S. Ćuk and Z. Zhang, "Coupled-inductor analysis and design," in *Proc. 17th Annu. IEEE Power Electron. Specialists Conf.*, 1986, pp. 655–665.
- [32] D. Chatterjee and S. K. Mazumder, "EMI mitigation of a Ćuk-based power-electronic system using switching-sequence-based control," *IEEE Trans. Power Electron.*, vol. 36, no. 9, pp. 10627–10644, Sep. 2021, doi: [10.1109/TPEL.2021.3059906](https://doi.org/10.1109/TPEL.2021.3059906).
- [33] S. Ćuk, "Discontinuous inductor current in the optimum topology switching converter," in *Proc. IEEE Power Electron. Specialists Conf.*, 1978, pp. 105–123, doi: [10.1109/PESC.1978.7072344](https://doi.org/10.1109/PESC.1978.7072344).
- [34] H. Soni, S. K. Mazumder, A. Gupta, D. Chatterjee, and A. Kulkarni, "Control of isolated differential-mode single- and three-phase Ćuk inverters at module level," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8872–8886, Oct. 2018, doi: [10.1109/TPEL.2017.2779408](https://doi.org/10.1109/TPEL.2017.2779408).
- [35] S. Mehrnami, S. K. Mazumder, and H. Soni, "Modulation scheme for three-phase differential-mode Ćuk inverter," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2654–2668, Mar. 2016, doi: [10.1109/TPEL.2015.2442157](https://doi.org/10.1109/TPEL.2015.2442157).
- [36] N. Kumar, S. K. Mazumder, and A. Gupta, "SiC dc fast charger control for electric vehicles," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2018, pp. 599–605, doi: [10.1109/ECCE.2018.8558208](https://doi.org/10.1109/ECCE.2018.8558208).
- [37] C. Jiang, X. Li, S. S. Ghosh, H. Zhao, Y. Shen, and T. Long, "Nanocrystalline powder cores for high-power high-frequency power electronics applications," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10821–10830, Oct. 2020, doi: [10.1109/TPEL.2020.2979069](https://doi.org/10.1109/TPEL.2020.2979069).
- [38] A. J. Hanson and D. J. Perreault, "Modeling the magnetic behavior of N-winding components: Approaches for unshackling switching superheroes," *IEEE Power Electron. Mag.*, vol. 7, no. 1, pp. 35–45, Mar. 2020, doi: [10.1109/MPEL.2019.2959356](https://doi.org/10.1109/MPEL.2019.2959356).
- [39] M. Ohta, R. Hasegawa, and H. Itabashi, "Development of block cores comprising high- $B_s$  nanocrystalline alloy ribbon," *IEEE Trans. Magn.*, vol. 54, no. 5, May 2018, Art. no. 2000504, doi: [10.1109/TMAG.2018.2794378](https://doi.org/10.1109/TMAG.2018.2794378).
- [40] M. Ohta and R. Hasegawa, "Soft magnetic properties of magnetic cores assembled with a high  $B_s$  Fe-based nanocrystalline alloy," *IEEE Trans. Magn.*, vol. 53, no. 2, Feb. 2017, Art. no. 2000205, doi: [10.1109/TMAG.2016.2620118](https://doi.org/10.1109/TMAG.2016.2620118).
- [41] M. Mohamadi and S. K. Mazumder, "Airgap-less integrated magnetic array using high performance magnetic material in the EV chargers," in *Proc. IEEE 12th Int. Symp. Power Electron. Distrib. Gener. Syst.*, 2021, pp. 1–6, doi: [10.1109/PEDG51384.2021.9494220](https://doi.org/10.1109/PEDG51384.2021.9494220).
- [42] HITACHI, "Metglas AMCC Cut Core, FINMET F3CC Cut Core," Hitachi Metals America, Ltd., USA, Powerlite C-cores datasheet, Feb. 2022 [Online]. Available: [https://www.hitachimetals.com/materials-products/amorphous-nanocrystalline/powerlite-c-cores/documents/AMCC-F3CC-series-Cut-Cores\\_hl-fm27-c.pdf](https://www.hitachimetals.com/materials-products/amorphous-nanocrystalline/powerlite-c-cores/documents/AMCC-F3CC-series-Cut-Cores_hl-fm27-c.pdf)
- [43] R. W. Erickson and D. Maksimović, *Fundamentals of Power Electronics*. New York, NY, USA: Springer, 2020, doi: [10.1007/978-3-030-43881-4](https://doi.org/10.1007/978-3-030-43881-4).
- [44] S. Liu, Z. Shen, and H. Wang, "Safe operating area of dc-link film capacitors," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11014–11018, Oct. 2021, doi: [10.1109/TPEL.2021.3072205](https://doi.org/10.1109/TPEL.2021.3072205).



**Moien Mohamadi** (Member, IEEE) received the M.Sc. degree in electrical engineering from the Isfahan University of Technology, Isfahan, Iran, in 2017. He is currently working toward the Ph.D. degree with the Laboratory for Energy and Switching-Electronics Systems, University of Illinois at Chicago, Chicago, IL, USA.

He has been working in power electronics research and development since 2014, and has been a Member of the PES community. Currently, he is involved in the research on highly efficient and compact fast battery charger. His research interests include optimal design and hardware realization of highly efficient and compact power electronics converter, high-frequency magnetic design, optimization, and hardware realization, and soft-switching power electronics.



**Nikhil Kumar** (Member, IEEE) received the B.Eng. degree in electrical engineering from Delhi Technological University, New Delhi, India, in 2011, and the M.S. and Ph.D. degrees in electrical engineering from the University of Illinois at Chicago, Chicago, IL, USA, in 2015 and 2021, respectively.

He is currently a Power Electronics Engineer with Canoo, an EV startup, Torrance, CA, USA. His main responsibilities are to design, implement, and execute the next generation charging system, including dc fast chargers and on-board chargers for electric vehicles

from prototyping stage to the product development. His research interests include analysis, design, and validation of WBG-device-based high-power, high-density power electronics' converters for charging and inverting applications.

Dr. Kumar is a Reviewer for the IEEE TRANSACTIONS ON POWER ELECTRONICS and IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS.



**Sudip K. Mazumder** (Fellow, IEEE) received the M.S. degree in electrical power engineering from Rensselaer Polytechnic Institute, Troy, NY, USA, in 1993, and the Ph.D. degree in electrical and computer engineering from Virginia Tech, Blacksburg, VA, USA, in 2001.

He has been a Professor with the University of Illinois, Chicago (UIC), Chicago, IL, USA, since 2001, and the President of NextWatt LLC, Hoffman Estates, IL, USA, since 2008. He has more than 30 years of professional experience and has held R&D and design positions in leading industrial organizations and was a Technical Consultant of several industries. He has developed novel multiscale methodologies for controlling power-electronic systems and networks at wide-/narrow-bandgap semiconductor device level resulting in plurality of practical applications. He has also made multiple novel contributions to the areas of high-frequency-link power electronics, including hybrid modulation and differential-mode-converter topologies with plurality of applications, including electrical-vehicle charger, solid-state transformer, and solar inverter to name a few, and optically controlled power semiconductor devices and power electronics.

Dr. Mazumder was the recipient of the Distinguished Researcher Award in Natural Sciences and Engineering, in 2020, at UIC; Inventor of the Year Award, in 2014; University Scholar Award—highest award of the university, in 2013; Prize Paper Award from the IEEE TRANSACTIONS ON POWER AND ELECTRONICS; IEEE International Future Energy Challenge Award; the U.S. Office of Naval Research Young Investigator Award, in 2005; and the U.S. National Science Foundation Career Award, in 2003. He was a Distinguished Lecturer of the IEEE PELS between 2016 and 2019. He is a Regional Distinguished Lecturer of the U.S. region. He is currently the Editor-at-Large for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the leading journal in power electronics. Since 2015 and 2020, respectively, he has been an Administrative Committee Member and a Member-at-Large of the IEEE PELS. He was the Chair of the IEEE PELS Technical Committee on Sustainable Energy Systems between 2015 and 2020 and the Chair of the 2021 IEEE 12th International Symposium on Power Electronics for Distributed Generation Systems, in 2021. He was a Fellow of the American Association for the Advancement of Science in 2020 for distinguished contributions to the field of multiscale control and analysis of power-electronic systems.



**Ankit Gupta** (Member, IEEE) received the B.Eng. degree in electrical engineering from the Delhi College of Engineering, Delhi, India, in 2011, and the Ph.D. degree in electrical and computer engineering from the University of Illinois at Chicago, Chicago, IL, USA, in 2019.

From 2011 to 2013, he was with Bharat Heavy Electricals Ltd., India. He is currently a Senior Research Engineer with Raytheon Technologies Research Center, East Hartford, CT, USA. His research interests include high-frequency high-density WBG power converters, cryogenic power converters, electric power systems for hybrid-electric aircraft, etc.

Dr. Gupta was the Technical Program Chair of the 2021 IEEE PEDG 2021 and a Guest Associate Editor for the *IEEE Journal of Emerging and Selected Topics in Power Electronics* special issue on Sustainable Energy Through Power-Electronic Innovations in Cyber-Physical Systems.