Overview of Wide/Ultrawide Bandgap Power Semiconductor Devices for Distributed **Energy Resources**

Sudip K. Mazumder^(D), *Fellow*, *IEEE*, Lars F. Voss^(D), Karen M. Dowling^(D), *Member*, *IEEE*, Adam Conway, David Hall, Robert J. Kaplar^(D), Senior Member, IEEE, Gregory W. Pickrell^(D), Senior Member, IEEE,

Jack Flicker[®], Senior Member, IEEE, Andrew T. Binder, Srabanti Chowdhury[®], Senior Member, IEEE,

Victor Veliadis, *Fellow*, *IEEE*, Fang Luo[®], *Senior Member*, *IEEE*, Sameh Khalil, Thomas Aichinger, Sandeep R. Bahl, Senior Member, IEEE, Matteo Meneghini, Senior Member, IEEE, and Alain B. Charles

Abstract- This article provides an overview of power semiconductor devices (PSDs) for the distributed energy resource (DER) system. To begin with, an overview of electrically triggered SiC and gallium nitride (GaN) devices followed by a brief narration of ultrawide bandgap (UWBG) PSDs and, subsequently, an overview of optically activated PSDs encompassing photoconductive semiconductor switch (PCSS) and optical bipolar PSDs are provided. Finally, an overview of PSD packaging and reliability is captured.

Index Terms-Devices, electrical, materials, optical, packaging, reliability, ultrawide bandgap (UWBG), wide bandgap (WBG).

I. INTRODUCTION

DISTRIBUTED energy resource (DER) is any resource 13 A in the distribution system that produces electricity and is 14 not otherwise included in the formal North American Electric 15 Reliability Corporation (NERC) definition of the bulk elec-16 tric system (BES) [1]. DERs include any non-BES resource 17 located solely within the boundary of any distribution utility 18 and distribution provider, including the following: distributed 19

- AQ:5 Manuscript received 15 January 2023; revised 3 April 2023 and 2 May 2023; accepted 4 May 2023. Recommended for publication by Associate Editor Xu She. (Corresponding author: Sudip K. Mazumder.)
 - Sudip K. Mazumder is with the University of Illinois Chicago, Chicago, IL 60607 USA (e-mail: mazumder@uic.edu).
 - Lars F. Voss is with the Lawrence Livermore National Laboratory, Livermore, CA 94550 USA.
 - Karen M. Dowling is with the Delft University of Technology (TU Delft), 2628 CD Delft, The Netherlands.
 - Adam Conway is with Raytheon Technologies, USA.
- AQ:9 David Hall is with II-VI. AQ:10
 - Robert J. Kaplar, Gregory W. Pickrell, Jack Flicker, and Andrew T. Binder are with the Sandia National Laboratories, Albuquerque, NM USA.
 - Srabanti Chowdhury is with Stanford University, Stanford, CA 94305 USA. Victor Veliadis is with North Carolina State University, Raleigh, NC 27695 USA.
 - Fang Luo is with Stony Brook University, Stony Brook, NY 11794 USA. Sameh Khalil is with Infineon.

Thomas Aichinger is with Infineon Technologies, El Segundo, CA, USA. Sandeep R. Bahl is with Texas Instruments, Dallas, TX USA.

Matteo Meneghini is with the University of Padua, 35122 Padua, Italy.

Alain B. Charles is with ABCsWorld Consulting, Redondo Beach, CA USA. Color versions of one or more figures in this article are available at https://doi.org/10.1109/JESTPE.2023.3277828.

Digital Object Identifier 10.1109/JESTPE.2023.3277828

generation, behind-the-meter generation, energy storage facil-20 ity, DER aggregation, microgrid, virtual power plant, cogen-21 eration, and emergency/standby/back-up generation [1]. The 22 power and voltage ranges for the DERs vary considerably 23 ranging from below 1 to below 69 kV and a few kilowatts to 24 several megawatts. As such, the power semiconductor devices 25 (PSDs) that serve as the actuators for the DER power elec-26 tronics need to encompass a wide range of voltage and power 27 levels. Conventional silicon (Si) power devices have dominated 28 DER power electronics due to their low cost, excellent starting 29 material quality, ease of processing, good performance with 30 low loss, and proven reliability. Recently, PSDs based on wide 31 bandgap (WBG) semiconductors [e.g., SiC and gallium nitride 32 (GaN)] and ultrawide bandgap (UWBG) semiconductors (e.g., 33 Ga₂O₃, diamond, and nitrides), as outlined in Sections II and 34 III, are also emerging that evince potential for efficient PSDs 35 for medium- and high-voltage DERs. 36

The main advantages of WBG and UWBG devices are 37 the increase in blocking voltage and the enabling of high-38 frequency switching, which they are capable of relative to 39 traditional Si devices. High-voltage blocking directly enables 40 higher voltage operation of the power conversion system and 41 could enable simple topologies to be utilized for MV applica-42 tions that now require either modular, multilevel converters or 43 single-stage converters with serially connected switches. This 44 simpler topology would enable cost reduction in MV power 45 conversion and increased reliability due to a lower component 46 count. In addition, the use of WBG and UWBG devices 47 enables the operation of the system at higher switching speeds. 48 This has a twofold benefit. The first is a reduced requirement 49 for passive energy storage components. This reduces the size, 50 weight, and cost of the power converter with applications, 51 including, but not limited to, solid-state transformer, inte-52 gration wind-cycloconverter system, and high-frequency-link 53 power conversion. This can introduce significant benefits in 54 the balance of system cost due to savings in shipping the unit 55 and the installation, especially if this can be done without 56 the use of a crane or other machinery. The higher switching 57 frequency also enables higher control bandwidth in the system, 58 which can enable new forms of system-level control. Since the 59

2168-6777 © 2023 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

AQ:1

AO:3

AO:4

AQ:6

AQ:7

AO:8

3

4

8

9

10

11

transient response of the power electronic system is determined 60 via controls and not physics (as in a traditional rotating 61 machine), new modes of operation are enabled through nearly 62 arbitrary subtransient response. This can have outsized benefits 63 to system contingency by, for example, allowing the DER to 64 replicate the inertia of a rotating mass in a contingency event. 65 Furthermore, while the traditional approach to the real-66 ization of such PSDs for DERs has been based dominantly 67 on electrical triggering, new research has begun to show 68 the potential of optical triggering in PSDs. This is captured 69 in Section IV, including the benefits of low latency, rapid 70 switching, immunity to electromagnetic interference (EMI) 71 noise, and uniformity of device triggering for high-voltage 72 scaling without incurring complexities of floating gate drivers. 73 In addition, other emerging applications leveraging the ultra-74 fast performance of optical PSDs, such as GaN photoconduc-75 tive semiconductor switch (PCSS) operating in the nonlinear 76

mode, are being investigated for rapid fault isolation. 77 Yet another issue pertains to packaging, as detailed in 78 Section V. WBG semiconductors (SiC and GaN) due to their 79 enhanced performance and superior material properties com-80 pared to traditional Si power devices have become the ultimate 81 choice for future high-performance energy conversion. Since 82 traditional device packaging becomes a limiting factor in 83 fully harnessing the benefits offered by the advanced PSDs, 84 improved and advanced packaging structures are necessary 85 to bridge the gap between WBG devices and their applica-86 tions [2], [3], [4], [5], [6]. 87

A final issue, as outlined in Section VI, relates to the 88 reliability of the PSDs. Methodologies to ensure reliable 89 WBG products were proposed and reported in the litera-90 ture [7] and discussed in WBG and reliability conferences and 91 workshops. For GaN-based power devices, time-dependent-92 dielectric-like breakdown, dynamic ON-state resistance due 93 to trapping effects, and hard switching are among the key 94 topics that are currently in focus by the research and devel-95 opment community. A significant knowledge base has been 96 accumulated since 2005. For SiC-based power devices, power 97 cycling, humidity robustness, bipolar degradation, gate oxide 98 reliability, and bias temperature instabilities are among the hot 99 topics. Test and screening procedures need to be adapted and 100 101 extended to account for different material properties, higher fields, crystal defects, and a more complex MOS system. 102

103

II. WBG POWER SEMICONDUCTOR DEVICES

104 A. SiC Devices

WBG PSDs are currently in production for high-power/-105 temperature applications. SiC is ideally suited for power 106 switching due to its high saturated drift velocity, its large 107 bandgap, its excellent thermal conductivity, and its high critical 108 field strength. For power devices, the tenfold increase in 109 critical field strength of SiC relative to Si allows high-voltage 110 blocking layers to be fabricated significantly thinner than 111 those of comparable Si devices. This reduces device ON-state 112 resistance, and the associated conduction and switching losses 113 while maintaining the same high-voltage blocking capability. 114 Lower switching losses allow for high-frequency operation, 115



Electric breakdown field (MV cm ⁻¹)	0.3	2.2	3.3
Energy gap (eV)	1.12	3.26	3.39
Saturated electron velocity (x 10^7 cm s ⁻¹)	1	2	2.5
Electron mobility (x $10^3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$	1.4	0.95	0.8-1.7
Thermal conductivity (W cm ⁻¹ K ⁻¹)	1.5	4.5	4

Fig. 1. Graphical comparison of Si, SiC, and GaN material properties.



Fig. 2. Schematic description of crucible for seeded sublimation growth of SiC substrates.

which minimizes the size and weight of a system's passive 116 components. The low specific ON-state resistance enables 117 high-current operation at a relatively low forward voltage drop 118 at a given breakdown voltage. Also, the WBG of SiC allows 119 operation at high temperatures, where conventional Si devices 120 fail, with low leakage and reduced cooling system require-121 ments. A graphical summary of Si-, SiC-, and GaN-relevant 122 material properties is shown in Fig. 1 [6]. 123

To exploit SiC's compelling material properties in power 124 devices, significant efforts started in the 1980 s to develop 125 high-quality low defect SiC substrates and epitaxy. Today, 126 150-mm SiC wafers are primarily used in the produc-127 tion of SiC devices. 200-mm wafers were demonstrated in 128 2015 and are expected to become commercially available 129 shortly. It should be noted that conventional SiC substrate 130 growth is more complex than that of Si requiring the use 131 of large seeds and high process temperatures. SiC is mainly 132 grown by the seeded sublimation technique, as schematically 133 shown in Fig. 2. 134

The raw material, SiC powder, is placed at the bottom of a graphite crucible. A seed wafer is placed at the top of the crucible, which is heated by RF coils to a temperature of \sim 2500 °C. The seed wafer is kept at a lower temperature than \sim



Fig. 3. BPD-related JFET ON-state degradation and recovery by annealing at 25 $^{\circ}\text{C}.$

the SiC powder, and the sublimed SiC species condensate and 139 crystallize on the seed wafer. Reported sublimation growth 140 rates are in the order of 0.5-2 mm/h. Increasing the growth 141 rate can have the undesirable side effect of increased structural 142 defect inclusion in the boule. SiC material's hardness, which is 143 comparable to that of diamond, makes sawing and polishing 144 SiC substrates slow and costly relative to Si. The epitaxial 145 active SiC device layer is grown by chemical vapor deposition 146 (CVD) in horizontal or planetary reactors at about 1550 °C. 147 The epitaxial growth is done on 4° off-cut substrates to 148 maintain the polytype stability of the substrate. SiC epitaxial 149 growth is well established and strives to minimize defect 150 propagation from the substrate to the epitaxial layer. 151

Historically, killer defects limiting yield have been poly-152 type inclusions and micropipes. These have been practically 153 eliminated in commercial wafers. Micropipe density, which is 154 detrimental to device operation, is typically below 0.1 cm^{-2} . 155 The remaining structural defects are threading screw dislo-156 cations $(300-600 \text{ cm}^{-2})$ that can increase reverse voltage 157 leakage, threading edge dislocations (2000–5000 cm^{-2}) that 158 are considered benign, and basal plane dislocations (BPDs) 159 $(500-3000 \text{ cm}^{-2})$, which leads to device degradation under 160 bipolar current flow. Although threading dislocations do result 161 in measurable disturbances of epitaxial layer surface mor-162 phology, the practical effects of these disturbances on device 163 performance and reliability are minimal [8]. BPDs are the 164 major remaining "killer" defect impacting bipolar SiC devices 165 and unipolar devices that conduct bipolar current during their 166 operational cycle [9]. BPDs can be present in the starting SiC 167 wafer and can also be generated during the high-temperature 168 ion-implantation process. Interestingly, transistor BPD-related 169 electrical characteristics degradations can be fully reversed by 170 annealing at 350 °C, while nondegraded characteristics remain 171 unaffected by the annealing (see Fig. 3) [10]. 172

Numerous well-established processes from Si technology 173 have been successfully transferred to SiC. However, SiC 174 material properties necessitate the development of specific 175 processes, whose parameters must be optimized and qualified. 176 SiC is inert against chemical solvents, and only dry etching 177 is practical. Conventional thermal diffusion is not realistic in 178 doping SiC due to its high melting point and the low diffusion 179 constant of dopants within SiC; heated ion implantation must 180



To effectively compete with Si, large-area reliable and rugged SiC devices must be produced at a competitive cost. Early proof-of-concept work paved the way for investments that contributed to SiC commercialization. In 2008, a 1680-V SiC JFET with an active area of 0.143 cm² and an ON-state current capability of 50 A was the largest transistor reported to date (see Fig. 4) [11].

Specialized edge termination structures, such as multiple 207 junction termination extensions and floating guard rings, were 208 fabricated and maximized high-voltage performance [12]. 209 Ruggedness and reliability demonstrations build confidence in 210 SiC system insertion: a SiC JFET subjected to over 2.4 mil-211 lion 1200-V hard-switching events at 13 times its 150 °C 212 rated current showed no electrical characteristics degradations 213 (see Fig. 5) [13]. SiC Schottky barrier diodes, planar and 214 trench MOSFETs, and JFETs are commercially available as 215 discrete components in the voltage range of 650-3300 V from 216 several U.S., European, and Asian suppliers. Suppliers also 217 provide modules with multiple transistors and high currents. 218 The 3.3-kV MOSFETs became commercially available from 219 a large manufacturer in 2022. Historically, a 1200-V SiC 220 MOSFET, released by Cree in 2011, was the first commercial 22.



Fig. 4. ON-state drain current versus voltage characteristics of a single 1680-V, 0.143-cm² packaged JFET at a gate bias range of 0-2.5 V in steps of 0.5 V at a temperature of 25 °C.



Fig. 5. Blocking voltage JFET curves before (black circles) and after (gray circles) more than 2.4 million hard-switching events at 150 °C and at 13 times the JFET's rated current. The blocking voltage characteristics are measured at 25 °C and are unchanged.

SiC transistor [14]. Today, the SiC MOSFET is the dominant 222 SiC switch used in power electronics. 223

SiC power transistors have been commercially available 224 since 2011 and have steadily gained market share. However, 225 high device cost and reliability/ruggedness concerns are barri-226 ers in their mass adoption. In several applications, such as 227 PV systems, insertion of SiC reduces overall system cost 228 compared to Si even though SiC devices cost two to three 229 times more than their Si counterparts. This is due to the 230 passive and cooling system simplifications enabled by SiC 231 high-frequency operation. Still, reducing SiC device costs 232 is highly desirable. The SiC wafer represents 45%-65% of 233 the overall SiC device cost, a consequence of the unique 234 substrate fabrication specifics outlined in the discussion of 235 Fig. 2. A SiC device cost reduction of over 20% is expected 236 with the transition from 150- to 200-mm substrates. Further 237 cost reductions can occur with SiC device manufacturing in 238 fabs alongside Si. SiC devices fabricated in large Si volume 239 fabs exploit economies of scale that lower costs. Through 240 repurposing mature fully depreciated 150- and 200-mm Si 241 fabs, SiC power devices can be manufactured with the rel-242 atively small investments necessary to support unique SiC 243 processing steps, such as high-temperature implantation and 244 anneal, and ohmic contact formation. Minimizing fabrication 245 cost by exploiting the mature Si volume production assumes 246 that the fab is loaded close to capacity with standard Si 247 and SiC processes running on the same line. In addition, 248 aggregating the demand for SiC substrates and epilayers in a 249 few volume fabs contributes to lower material costs. Lower 250 fabrication costs in a fully depreciated Si+SiC "capacity" 251 loaded fab, coupled with decreased material costs, lead to 252 significant price reductions for SiC devices. This approach 253 offers a new opportunity for outdated Si fabs that have not kept 254 up with the channel length reductions of the last two decades 255 to continue manufacturing legacy Si parts while ramping up 256 SiC fabrication that requires relatively modest $0.3-\mu m$ design 257 rules [15]. 258

Material and fabrication improvements improve device 259 yields and reliability. More planar wafers, reduction of 260

BPDs and process-generated defects, and higher quality gate 261 oxides that reduce threshold voltage instability are all being 262 addressed. Valuable data are being accumulated over years of 263 field operation and are analyzed to drive device optimization. 264 Independent facilities that perform reliability analyses of SiC 265 devices have been established and contribute to "SiC user 266 confidence" [16]. 267

SiC devices are made more rugged by leveraging design 268 tradeoffs to increase short-circuit time, which could also have 269 the negative outcome of increased resistance. By making use of 270 intelligent and fast gate drives with prognostic and diagnostic 271 functions, the circuit can be cut off within the short circuit 272 capability of the device enabling safe operation that rivals 273 those of Si [17], [18]. 274

Finally, a workforce well-trained in SiC power electronics is 275 the key to creating the large device demand that will spur mass 276 manufacturing with its cost-lowering benefits. Entities such 277 as PowerAmerica carry out university-/industry-applied col-278 laborative projects, offer industry-driven WBG short courses 279 and tutorials, and match students with internship opportuni-280 ties [19]. These activities train the existing workforce and pre-28 pare future SiC technologists, ensuring accelerated deployment 282 of SiC power electronics. 283

In summary, SiC system advantages over Si are summarized in bullet form as follows.

- 1) The large bandgap and critical electric field allow for 286 high-voltage devices with thinner layers lowering resis-287 tance and associated conduction losses. This reduces 288 capacitance enabling efficient higher frequency opera-289 tion with reduced-size passive components. 290
- 2) The large bandgap results in low intrinsic carrier concen-291 tration minimizing leakage and facilitating robust high-292 temperature operation.
- 3) The large thermal conductivity allows for high-power 294 operation with simplified cooling management. 295

B. GaN Devices

1) Lateral GaN: Present Advantages: GaN high electron 297 mobility transistors (HEMTs) grown on Si substrates have 298 advanced rapidly for low-voltage (typically <650 V) and high-299 frequency (up to 1 MHz and, in some cases, greater) power 300 conversion applications [20]. Relatives of RF transistors, their 301 chief advantage is perhaps their growth on inexpensive, large-302 diameter Si substrates and their resulting compatibility with 303 CMOS fabs. The increase in the distance between the gate and 304 the drain in lateral devices will limit the application and use of 305 GaN lateral devices for DER due to the cost increase resulting 306 from the die size increase with increasing breakdown voltage. 307 Nevertheless, lateral devices offer features that are well-suited 308 for low-power applications (<10 kW). The 2-D electron gas 309 (2DEG) of the GaN HEMT lateral device offers an outstanding 310 low-resistive path for the charge carriers and bidirectionality. 311 Lateral devices also have the advantage that the device current 312 does not run parallel to extended defects in the epi growth, 313 possibly making the achievement of the reliability related to 314 these defects easier than for vertical devices. Finally, the lateral 315 nature of the device facilitates the integration of multiple 316

AO:11

284

285

293



Fig. 6. Examples of (a) HD-GIT in an enhancement-mode configuration with a p-GaN gate and (b) circuit schematic for the setup of a cascode configuration with a depletion-mode GaN HEMT and an enhancement-mode Si MOSFET.

devices together within a single die and can enable the initial building of some logic functionality [21]. Although the logic would be limited to RTL or nMOS type, the complexity of the logic is only required to enable basic safety and drive functionalities. Thus, many low-power applications can take advantage of the integration benefit when the size/volume of the final product is of importance.

For those low-power applications where the total converter 324 volume and weight are major driving factors, the performance 325 of these lateral GaN power switches is second to none. 326 Combining a much higher switching frequency (a $5-10\times$ 327 improvement over SiC devices) and lower ON-resistance due to 328 the 2DEG channel creates a platform for significantly reducing 329 the volume of passive components and the required heatsink-330 ing volume. In the past few years, the industry has been 331 tasked with overcoming the reliability challenges associated 332 with the poor reliability of normally-off GaN devices. There 333 have been two prevailing commercial strategies for creating 334 that normally-off capability for GaN HEMTs: a p-GaN gate 335 or a cascode configuration. The p-GaN gated device is the 336 only true enhancement-mode configuration between the two, 337 and substantial progress has been made in reducing dynamic 338 $R_{\rm on}$ and increasing reliability for this device type. Advanced 339 structures, such as the hybrid drain gate injection transis-340 tor (HD-GIT) [see Fig. 6(a)], have been demonstrated to 341 fully eliminate current collapse phenomena [22], [23], [24]. 342 However, depletion-mode HEMTs have inherently lower ON-343 resistance; since gate reliability of GaN HEMTs can be an 344 345 issue and is not considered as mature as their Si counterparts, a cascode combination [25] of a d-mode GaN HEMT with an 346 e-mode Si MOSFET becomes an effective combination [circuit 347 example shown in Fig. 6(b)]. At this time, several companies 348 provide normally-off GaN FETs that are qualified to the 349 stringent automotive standard (AEC-Q101), demonstrating that 350 the challenges of reliability concerns for lateral GaN devices 351 have been effectively mitigated. 352

2) Future of GaN for High-Power Applications: Vertical 353 Versus Lateral Architectures: DERs push the need for high-354 voltage, high-current, and compact power conversion systems. 355 While small to medium levels of power generation may be 356 appropriate applications for lateral GaN devices, larger power 357 conversion systems (e.g., 100 kW-1 MW) require higher 358 voltage devices with ratings of 1200 V or more [26]. This 359 is required to minimize conduction loss, which is a significant 360 factor in power conversion. Conduction losses are driven by 361



Fig. 7. Depictions of voltage and current scaling rules for both (a) lateral (HEMT) and (b) vertical (trench MOSFET) device architectures.

high current levels, so, by pushing to a higher conversion volt-362 age for a given power level, current is reduced, and conduction 363 loss is, in turn, minimized. Given these requirements, it is 364 apparent that a vertical GaN device architecture is more suited 365 to the higher power range of DER applications compared to 366 a lateral architecture. Vertical device architectures allow for 367 more efficient scaling to high-power levels by decoupling the 368 current and voltage scaling into the x/y- and z-dimensions, 369 respectively. In a lateral device, scaling to high voltage requires 370 increasing the length from drain to gate, hence increasing 371 the total area of the device. Likewise, increasing the current 372 rating requires increasing the width of the device, also result-373 ing in an increased area [see Fig. 7(a)]. High-voltage and 374 high-current lateral devices become costly due to the large die 375 area requirements as the current and voltage ratings increase. 376 In contrast, in vertical device scaling, the voltage requires an 377 increase in drift layer thickness (in the z-direction), which 378 makes voltage scaling independent of the device area [see 379 Fig. 7(b)]. In this way, vertical devices can be scaled to high 380 power by decoupling the voltage scaling from the area of the 381 die. 382

Both lateral and vertical GaN device types have the potential 383 to carve out a space in the DER application sector, with lateral 384 device architectures occupying more of the low-power space 385 and vertical architectures occupying the high-power space. 386 With that in mind however, at present, lateral GaN power 387 transistors have reached a sufficient level of maturity for these 388 devices to be considered for use in DER power conversion 389 applications, while vertical GaN remains quite immature. 390

3) Vertical GaN: Device Types, Processing Challenges, and Future Development: Vertical GaN power devices are still relatively immature, with extremely limited commercial demonstrations and only a handful of research groups demonstrating successful device operation. However, the commercial availability of 2- and 4-in native GaN substrates has spurred



Fig. 8. Example architectures for (a) p-n diodes, (b) JBS diodes, and (c) JFETs.

interest and investment in this area, and significant progress 397 has been made in recent years. A foundry process for vertical 398 GaN p-n diodes is under development in the research com-399 munity [27], and there has been a commercialization effort 400 for junction field-effect transistors (JFETs) based on a vertical 401 GaN architecture (see NEXGEN Power Systems [28]). How-402 ever, neither p-n diodes nor JFETs are ideal device candidates 403 for DERs. The p-n diodes [see Fig. 8(a)] have a large turn-on 404 voltage and, as a result, are subject to reduced efficiency. 405 A more suitable device is a junction barrier Schottky (JBS) 406 diode [see Fig. 8(b)], which exhibits a low turn-on voltage 407 like a Schottky diode but has a high reverse blocking voltage 408 like a p-n diode. On the other hand, a major drawback for 409 JFETs [see Fig. 8(c)] compared to MOSFETs is that a JFET 410 is typically a normally-on device, which is a reliability and 411 safety concern for most power electronic converters, while 412 MOSFETs can be normally-off [29]. However, JBS diodes 413 and MOSFETs pose unique challenges in terms of fabrication 414 in GaN, including selective-area doping and electric field 415 control within the device for both breakdown and reliability. 416 As this field of research matures, the availability of these more 417 advanced and complicated device types that are more suited 418 to DER applications will increase, but, for now, it is limited 419 to less-sophisticated and less-desirable devices, such as p-n 420 diodes and JFETs. 421

Vertical GaN device development faces some critical chal-422 lenges in developing robust high-voltage power devices. 423 To achieve high breakdown voltages, proper attention should 424 be paid to electric field management in the device, and 425 electric field hotspots at the periphery of the device should 426 be minimized. While there are several established edge ter-427 mination methods for managing high fields in SiC devices, 428 the most popular approaches rely on ion-implanted structures 429 to spread the field. These edge termination methods for Si 430 and SiC devices pose a challenge in GaN due to limitations in 431 selective-area doping. Activation of implanted species in GaN, 432 specifically the p-type dopant [Mg], requires high annealing 433 temperatures approaching or exceeding 1300 °C, which causes 434 the decomposition of GaN at atmospheric pressure. As a result 435 of challenges with selective-area doping, creating some of 436 these more complicated device architectures requires complex 437 epitaxy employing etch-and-regrowth methods. Despite these 438 concerns, vertical GaN p-n diodes have been demonstrated 439 with blocking voltages over 5 kV [30], showing great potential 440 for future devices. There is more work to be done to push 441 the blocking voltage higher, and achieving ultralow doping 442 in the drift region is no small task. Compensating defects 443

in the epitaxy are a roadblock to creating drift regions with 444 doping levels below 1×10^{15} cm⁻³ although progress is being 445 made in this area to enable vertical GaN devices capable of 446 >5-kV blocking capability. As development efforts continue 447 and demonstrations of >5-kV GaN devices appear in the 448 near future, the promise of vertical GaN for higher power 449 DER applications will grow stronger. For today, vertical GaN 450 remains significantly behind SiC, and its development will take 451 time to reach maturity. 452

When considering the development and eventual adoption 453 of vertical GaN, these devices must broadly compete with 454 existing SiC devices or be relegated to niche applications (e.g., 455 20-kV surge arrestor [31]). In direct comparison, vertical GaN 456 is expected to maintain all the general material-specific advan-457 tages over SiC: higher critical electric field, higher mobilities, 458 higher saturation velocity, and so on. For specific structures, 459 such as vertical GaN MOSFETs, three times higher channel 460 mobilities are expected [32]. However, due to challenges with 461 selective area doping, the MOSFET cell pitch for GaN may 462 always lag behind SiC, which would make the advantage of 463 GaN less compelling. In addition, for the extreme end of 464 voltage and current, the lack of conductivity modulation and 465 high-level injection effects in GaN makes SiC more attractive. 466 Conductivity modulation is a useful tool to lower resistance in 467 ultrathick (>200 μ m) epi layers, which cannot be achieved in 468 GaN due to low carrier lifetimes. As more innovation occurs 469 in the vertical GaN space, we may see additional solutions 470 that improve the value proposition of vertical GaN. 471

In summary, an overview of the value proposition of vertical GaN is given as follows.

1) At the material and device levels, GaN retains several of the advantages of SiC summarized earlier.

472

473

474

475

476

477

478

479

493

- In terms of materials, compared to SiC, vertical GaN yields modest material-based advantages (critical e-field, bulk mobility, and saturation velocity) and disadvantageous thermal performance.
- 3) Compared to SiC MOSFET, vertical GaN yields three 480 times higher channel mobility that translates to a sig-481 nificant advantage for ON-resistance for voltage classes 482 under 2 kV. In addition, for the latter, cell pitch is 483 likely less favorable even with further maturation of GaN 484 technology, and conductivity modulation and high level 485 of injection are found lacking (which is disadvantageous 486 for 10 kV and beyond). 487
- 4) Compared to lateral GaN (HEMTs), vertical GaN scales better for high voltage (>1.2 kV) and high current (>100 A). However, for the vertical GaN, the lack of a 2DEG implies that the operational switching frequency is likely ten times lower (50 kHz versus 500 kHz).

III. ULTRAWIDE BANDGAP DEVICES

A. Advantages of UWBG PSDs Compared to SiC and GaN 494

The UWBG PSDs are an emerging class of materials that are loosely defined as having bandgaps larger than that of GaN, i.e., $E_G > 3.4$ eV. A comprehensive review of the UWBGs has been published, which describes many of the key issues for this



Fig. 9. Unipolar figure of merit for selected WBG and UWBG semiconductors. Reproduced from [33] with permission.

class of materials [33] (see Fig. 9), in addition to reviews spe-499 500 cific to several UWBG materials [34], [35], [36]. Furthermore, the Office of Science within the U.S. Department of Energy 501 has recently established an Energy Frontier Research Center 502 focused on UWBG semiconductors, targeting their use in the 503 future electricity grid [37]. While many materials fall into 504 this category, the most mature are aluminum GaN (AlGaN), 505 diamond (the cubic form of carbon), and beta gallium oxide (b-506 Ga₂O₃; other crystal structures are also possible). In addition, 507 related UWBG materials include $(Al_xGa_{1-x})_2O_3$, cubic boron 508 nitride (c-BN), transition-metal nitrides, and the II-IV nitrides. 509 The UWBG semiconductors may have an advantage over SiC 510 and GaN largely due to the scaling of their critical electric 511 field for avalanche breakdown, which is generally accepted to 512 follow a power law in bandgap $E_C \sim E_G^m$ [38] (with m around 513 2) although the exact value of the exponent is the subject of 514 debate [39]. This leads not only to the ability to fabricate 515 PSDs with higher breakdown voltages (possibly many tens 516 of kilovolts), but UWBG devices would also have lower ON-517 resistance for a given blocking voltage, as dictated by the 518 unipolar figure of merit [40]. This essentially is the same 519 advantage that SiC and GaN have over Si but extended to the 520 next generation of materials. This is illustrated in Fig. 9. From 521 the FOM, a diamond shows the potential to be an ideal material 522 for high-power electronics, as the combination of ultrahigh 523 breakdown field and high thermal conductivity is rare in a 524 semiconductor. Diamond diode projects have demonstrated an 525 increase in power density by at least 30× compared to that of 526 SiC and GaN. 527

528 B. Challenges for UWBG Semiconductors

While the UWBG materials have great potential, they are 529 still immature, and numerous challenges exist related to their 530 growth and processing, not to mention the eventual scaling of 531 their fabrication to economical large-scale production. While 532 native AlN, diamond, and Ga₂O₃ substrates are available, only 533 for the latter are these substrates routinely produced in large 534 diameters at low process cost. Indeed, the availability of high-535 quality, n-type Ga₂O₃ substrates (due to their ability to be 536 grown from the melt) is one reason that devices made from 537 this material have been heavily researched. While there is 538 nothing fundamental that should stop single-crystal diamond 539

substrates from scaling, the efforts have been painstakingly slow. This raises concerns about the potential use of diamond as a scalable semiconductor. However, it should be noted here that foundries are coming up with ambitious but practical solutions that can handle small-size wafers [41].

Beyond substrates, a key challenge for all UWBG semi-545 conductors is impurity doping, which is asymmetric, meaning 546 that doping of one type is much more difficult to achieve than 547 doping of the other type. This is because the dopant atom of 548 one type is typically very deep in the bandgap. For AlGaN, 549 p-type doping is difficult across the entire compositional 550 range [42], and for AlN ($E_G \approx 6.2$ eV), it is practically 551 impossible, as the Mg dopant is 0.5 eV deep in the gap and, 552 hence, is a deep level rather than a shallow dopant. Even n-type doping is difficult for Al compositions x greater than about 554 0.85. For diamonds, the situation is the opposite, with n-type 555 doping being extremely difficult to achieve. Finally, Ga₂O₃ 556 cannot be p-type doped at all, eliminating the possibility of 557 fabricating bipolar devices. 558

Other challenges exist as well. For example, ohmic contacts 559 are extremely difficult to form on UWBG semiconductors 560 due to the high potential barrier that forms between the 561 semiconductor and most metals [43]. This can conversely be 562 advantageous when forming Schottky gates to HEMTs and 563 similar structures. In alloyed materials such as AlGaN, alloy 564 scattering reduces low-field mobility. However, this too can be 565 advantageous because, even though the mobility and, conse-566 quently, the current density are low, they are also insensitive to 567 temperature, enabling stable operation over a wide temperature 568 range [44]. Alloying can also reduce the thermal conductivity 569 in AlGaN, and the thermal conductivity of β -Ga₂O₃ is quite 570 low due to its complex crystal structure. 57

C. UWBG Device Results

Despite the challenges outlined above, various devices have 573 been demonstrated in several of the UWBG semiconductors. 574 For Ga_2O_3 , this has been largely enabled by the availability 575 of large-area n-type substrates as noted above, and demon-576 strated device types include Schottky diodes, MOSFETs, and 577 MESFETs [35], [36]. In Al-rich AlGaN, most device demon-578 strations to date have been HEMTs and related structures 579 although some vertical devices, such as p-n and Schottky 580 diodes, have also been reported [34]. Diodes have also been 581 demonstrated in diamonds [45], in addition to lateral transis-582 tors using surface doping. Recent advances in diamonds have 583 demonstrated n-type doping by phosphorus. In addition, p-584 type diamond is readily available, and these two successful 585 doping schemes establish the potential of vertical p-n-p and 586 p-n-i-p power devices based on homoepitaxial diamond layers. 587 The ARPA-E SWITCHES effort demonstrated p-i-n diodes 588 blocking up to 1 kV [46]. The NASA HOTTech program 589 led to the demonstration of high-temperature operation (up 590 to 650 °C) of diamond diodes [47], checking yet another 59 important box that will impact power electronics. In general, 592 all these devices are research prototypes, and more work is 593 needed on the fundamentals of the UWBG materials and their 594 processing into devices before they can be considered practical 595



Fig. 10. PCSS in (a) lateral or in-line, (b) radial, and (c) vertical geometry configuration [48].

contenders for use with DERs. Nevertheless, if they mature
 sufficiently, they will hold great promise for very dramatic
 improvements in distributed energy systems.

IV. OPTICALLY ACTIVATED PSDS

600 A. Photoconductive Semiconductor Switch

PCSS technology has been under development for several 601 decades, beginning with Si, then GaAs, and recently with 602 WBG and UWBG materials. These devices are typically made 603 of semi-insulating semiconductors that are triggered using an 604 incident light pulse, typically from a laser, although electron 605 beams have been reported in the case of diamonds. PCSS 606 can be split into two broad categories: linear and high gain. 607 In a linear PCSS, one electron is created per absorbed photon, 608 and the device conducts current in an ohmic behavior when 609 illuminated. In a high-gain PCSS, an avalanching process 610 is typically employed, and many electrons are created per 611 incident photon. Linear PCSSs have the advantage of greater 612 control and reliability, while high-gain PCSSs reduce light 613 requirements. Furthermore, PCSS is classified as intrinsic or 614 extrinsic. An intrinsic PCSS uses above band gap light to 615 create carriers, while an extrinsic PCSS uses below band gap 616 light to generate carriers from deep-level dopants. In general, 617 the strengths of PCSS devices can be summarized as follows: 618 1) simultaneous triggering of multiple PCSS using the same 619 optical source (minimal jitter); 2) arbitrary high voltage and 620 current are achieved (at the cost of increased laser size); 621 and 3) extremely fast turn-on and turn-off times compared 622 to comparably rated electronic devices. 623

Several geometries have been tested for varying applica-624 tions, including lateral, radial, vertical with top illumination, 625 and edge with side illumination. The first three geometries are 626 outlined in Fig. 10. There are also vertical geometries with 627 edge illumination, in which the optical input is fed through 628 the side of the PCSS. The most widely implemented mode of 629 PCSS is the linear operation, characteristic of linear output 630 with input optical power. Table I summarizes PCSS linear 631 mode operation from the literature with metrics encompassing 632 ON-time (Ton), leakage current (Ileak), peak current (Imax), 633 maximum blocking voltage (Vmax), and current slew rate 634 (dI/dt). SiC PCSS shows exceptional power handling capabil-635 ity, while GaAs PCSS show exceptional turn-on times capable 636 of sub-ns. 637



Fig. 11. Quenched high-gain PCSS operation [54].

TABLE I SURVEY OF PCSS OPERATING IN THE LINEAR MODE

Ref.	Material	Geometry	Ton	Ileak	Imax	Vmax	dI/dt
			[ns]	[nA]	[kA]	[kV]	[kA/µs]
[48]	6H SiC	Vertical	2	10	1.5	17	> 100
[49]	4H SiC	Lateral/In-line	10	300	0.2	10	20
[50]	4H SiC	Radial	4	4000	1	30	> 100
[51]	GaAs	Lateral/In-line	0.2	NR	0.25	1.7	1250
[52]	GaAs	Lateral/In-line	80	NR	3	30	37
[53]	GaN	Lateral/In-line	0.16	NR	0.02	40	> 100

Additional modes of operation have been explored in PCSS 638 to achieve higher output power for a given input optical power. 639 These high-gain modes of operation involve negative differen-640 tial mobility (NDM) materials, whereby, after a certain electric 641 field, the mobility drops rather than increases. NDM leads to 642 the formation of charge carrier domains called Gunn domains 643 that result from a field screening effect causing an accumu-644 lation of charge that can propagate throughout the material 645 until it is collected at the opposing contact. The lock-on mode 646 of operation is a phenomenon, whereby the switch voltage 647 persists even after optical excitation has ceased and is inde-648 pendent of the charge voltage if it is above the lock-on entry 649 threshold, which is very close to the NDM threshold. Lock-650 on devices typically have low reliability, repeatability, and 651 longevity due to destructive current filaments, which almost 652 always accompany lock-on. Avalanche mode of operation 653 occurs close to the semiconductor breakdown field allowing 654 high gain due to impact ionization. PCSS operation and 655 reliability in the avalanche mode are not well documented. 656 The high-gain modes of operation are outlined in Table II, 657 where GaN values are predicted by numerical simulation and 658 not experimentally demonstrated. In Table II, the threshold is 659 the field required for the mobility to begin decreasing, and the 660 entry threshold is the field required to initiate lock-on behavior, 661 while the closed state field is required to maintain it, and the 662 avalanche entry threshold is the field required for the avalanche 663 to begin. 664

A literature survey of high-gain PCSS is summarized in Table III. In addition to the parameters from Table I, we include latency, which relates to the time needed for the nonlinear mode to take effect after triggering. GaAs

TABLE II DIFFERENT OPERATION MODES OF HIGH-GAIN PCSS

Mode	Fields across switch	GaAs	InP	GaN
NDM	Threshold [kV/cm]	3.5	10	~150
Lock-on	Entry threshold [kV/cm]	3.5-8	15	150
				(predicted)
	Closed-state field [kV/cm]	~4-8	14	138
				(predicted)
Avalanche	Entry threshold [kV/cm]	~20-25	~500	~5000
	Closed-state field [kV/cm]	Like lock-on	Unknown	Unknown

TABLE III Survey of PCSS Operating in the Nonlinear Mode

Ref.	Material	Mode	Geometry	Latency	Ton	Ileak	Imax	Vmax	dI/dt
				[ns]	[ns]	[nA]	[kA]	[kV]	[kA/us]
27	Gala	Lock-on	In line	Small	0.3	ND	0.7	3.5	2300
21	GaAs	Avalanche	III-IIIIe	0.5-50	0.44	INK	NR	35	NR
45	GaAs	High-	In-line	5-20	3	NR	0.09	4.5	30
		gain*							
46	GaN	Lock-on ⁺	1D model	NR	0.16	NR	0.02	40	> 100

* High-gain mode is passively quenched before lock-on can initiate

+ Numerical study, not experimentally demonstrated



Fig. 12. Theoretical numerical study of lock-on in GaN from [55], [56], and [72].

AO:13 670

can achieve exceptional turn-on times in both lock-on and
avalanche modes. Shi et al. reported rapid quenching of the
lock-on mode enabling high gain without the effects of current
filamenting, as shown in Fig. 11. GaN is also predicted to have
exceptionally fast turn-on times in the lock-on mode, as shown
in Fig. 12.

UWBG materials offer the potential for substantially 675 improved performance with reduced illumination intensity. 676 However, due to their exceptionally wide band gaps, no practi-677 cal laser sources exist for band-to-band illumination. Of these 678 materials, diamond is the most studied, but reports are sparse. 679 Polycrystalline diamond has been illuminated with both visible 680 and ultraviolet illumination but is likely not suitable for 681 high-power applications due to its poor electronic properties. 682 Single-crystal diamond has been illuminated with an electron 683 beam, analogous to the laser but also impractical. Recently, 684 Hall et al. demonstrated an N-doped diamond PCSS with 685 comparable responsivity compared to SiC. 686

687 B. Gan PCSS

GaN is a promising WBG material [30], [57], [58] and offers important expected improvements in power device performance, including lower switching losses [59], higher frequency operation [60], and higher power density, leading 691 to systems with lower size, weight, and power (low-SWaP). 692 For GaN PCSS devices, researchers have evaluated GaN as 693 a candidate material and find it highly motivating because of 694 the advantageous material characteristics, including increased 695 breakdown fields of \sim 3 MV/cm, large electron peak drift 696 velocity of >2.5 E7 cm/s, the high volumetric heat capacity 697 of $\sim 3 \text{ J/cm}^3\text{K}$, and large simulated photoconductive power 698 gain of ~ 30 TW/J [61]. Researchers have successfully pre-699 dicted and/or demonstrated GaN PCSS operating in the linear 700 mode [62], [63], [64] using Fe- or C-doped GaN material 701 to render the material semi-insulating for increased blocking 702 voltages in the OFF-state. Early PCSS devices were used to 703 generate THz or near THz radiation. These devices, fabricated 704 in lateral and vertical geometries, demonstrated fast switching 705 times of ≤ 10 ns, often limited by circuit and/or laser trigger 706 performance with results indicating the carrier recombination 707 lifetime to be <1 ns [53], and investigated the change in 708 material resistivity between the ON- and OFF-states (greater 709 than 10^8) to evaluate the prototype switches [53], [65]. Lateral 710 device geometries used surface electrodes spaced with varying 711 gap distances of tens of micrometers less than 2 mm with 712 designs, including constant gaps, annular, and interdigitated 713 configurations. 714

Vertical devices were made using large, mm size, and 715 top and bottom contacts on thick (~ 0.4 mm) semi-insulating 716 substrate materials. These important results, while promising, 717 often demonstrated lower than predicted voltage holdoff per-718 formance based on material parameters likely due to material 719 or surface defects, electric field design, or device fabrication-720 induced imperfections limiting the performance. With contin-721 ued efforts, material improvements, and fabrication and design 722 improvements [66], [67], the linear mode switch performance 723 has improved with demonstrated higher holdoff fields as 724 high as 1.6 MV/cm being demonstrated [68]. In addition, 725 experiments were conducted to understand and predict the 726 wavelength-dependent behavior of the triggering mechanism 727 showing the expected band-edge absorption mechanism of 728 the material and including studies looking at subbandgap 729 triggering for extrinsic (defect-induced) carrier generation in 730 the material. Optical trigger sources used in these studies were 731 typically Nd:YAG lasers with frequency modifications, and the 732 wavelengths used included near or above bandgap (266-355 733 nm) and below bandgap (532 nm) energies with the largest 734 photoresponse in linear switches seen with near or above 735 bandgap wavelengths. Pulse energies in the mJ range were 736 used, and energy densities were not systematically reported 737 and hence difficult to compare. 738

Previous GaAs-based PCSS was demonstrated in the non-739 linear operating mode in both linear [69] and vertical geome-740 tries [70], where current flows after the termination of the 741 external optical source. This has obvious implications for 742 the switching mode efficiency as the requirements on the 743 optical triggering energy are greatly reduced. Because of the 744 advantageous material characteristics of GaN, the possibility 745 of nonlinear or high-gain mode operation of GaN PCSS 746 devices is of particular interest to scale switch voltages and 747 power densities, especially when compared to GaAs devices. 748

To date, no SiC-based nonlinear PCSS operation has been 749 observed and may be related to the indirect bandgap of the 750 material. The GaN PCSS nonlinear mode was predicted [56] 751 with simulations showing the effect of trap or defect-related 752 mechanisms for semi-insulating GaN, including native defects, 753 such as gallium or nitrogen vacancies, which can act as 754 acceptors or donors, and impurity-related defects, including C, 755 Fe, or Mn, which act as acceptors to compensate the material 756 resulting in high resistivity. The performance of the simulated 757 switch is highly dependent on the energy level of the trap 758 states and the trap density. However, the lowest fields predicted 759 to observe nonlinear behavior, ~ 150 kV/cm, corresponded to 760 the presence of mid-gap states. This is needed in trap-to-761 band impact ionization processes and corresponds well to the 762 intentional impurities in semi-insulating GaN materials. 763

The first reported experimental demonstration of nonlinear 764 GaN PCSS operation was observed with lateral devices having 765 0.6-mm gap spacings, showing the characteristic indicators 766 of the nonlinear mode, such as nonlinear GaAs devices [71]. 767 These include persistent conductivity after the optical signal 768 is terminated, observation of nondamaging filamentary cur-769 rent channels, and ON-state lock-on fields across the device. 770 Observations of nonlinear device operation were seen in 771 semi-insulating materials with mid-gap traps with either Mn or 772 Fe doping, and the threshold fields for the nonlinear operation 773 were ~ 25 kV/cm, far below the surface breakdown fields of 774 the device, and remaining lock-on fields of 3 kV/cm. Optical 775 trigger energies of $\sim 30 \ \mu J$ at 532 nm were used to trigger 776 the nonlinear operation and were significantly lower than 777 linear switch reports. Surface effects may also contribute to 778 device operation as the nonlinear effect was not observed 779 with the devices submerged in Fluorinert FC-70. More work 780 is currently underway to understand the device performance 781 and develop models to explain the physical mechanism of the 782 GaN-based switch, which may be significantly different than 783 the GaAs device switch operation. 784

Based on the successful demonstration of linear and nonlin-785 ear GaN PCSS devices, future work is focused on improving 786 the device design and performance for voltage and current 787 scaling to realize the GaN material advantages while improv-788 ing and evaluating device reliability to be considered for field 789 use. Perhaps, the most important to the realization of GaN 790 PCSS devices is understanding the implications of available 791 compact optical triggering sources to enable applications that 792 are space-, weight-, and cost-sensitive. 793

Considerable work was done in GaAs devices [70], [72] 794 to improve and understand reliability, and similar efforts 795 are underway for the improvement of GaN devices. The 796 main factors that influenced device lifetime in GaAs devices 797 included electrical circuit properties containing the switch, the 798 optical trigger properties, and the PCSS switch properties, 799 themselves. Circuit properties governed the operating voltage 800 and current of the PCSS, the pulsed waveform characteristics, 801 and the design of the materials and peak electric field near 802 the PCSS device. Optical trigger properties include the trigger 803 source energy, energy density, pulse duration, and wavelength. 804 The PCSS influencing factors included the physical layout of 805 the switch, material properties, including intentional impu-806

rities (doping) design and surface coatings, and electrical 807 contact design, including electrode configuration, metallization 808 scheme, and contact polarity. Traditional circuit design for 809 PCSS characterization typically uses a pulsed and/or switched 810 voltage source to apply the electric field across the device 811 carefully synchronized with the optical trigger, and the PCSS 812 performance is determined by the device performance com-813 bined with the impedance of the rest of the circuit. Novel 814 designs are also being proposed and simulated to improve 815 the PCSS performance including monolithically integrated 816 PCSS and electrical power switch structure to improve the 817 photoelectric-conversion efficiency compared to a traditional 818 dc charged PCSS device [73]. 819

While understanding the switch characteristics is critical 820 to improving device performance, the fielded applications 821 for GaN PCSS devices will be ultimately limited by the 822 availability of compact optical triggers. For example, one 823 potential application for the ultrafast, nonlinear GaN switch 824 is in the current commutation portion of a solid-state dc 825 circuit breaker being developed under the ARPA-E BREAK-826 ERS program [74]. The proposed circuit breaker includes a 827 normally-on leg through which the current from the system 828 is conducted, a normally-off leg that is used to commute 829 current from the system during a detected fault, and a shunt leg 830 where the energy is dumped during a fault. The normally-on 831 leg is composed of WBG semiconductor SiC transistor net-832 works with balancing passive components all controlled by 833 microprocessor-based controls and sensing electronics. The 834 parallel, normally-off leg consists of the nonlinear GaN PCSS 835 switch and a serially connected capacitor, and the shunt leg 836 consists of an energy-absorbing element, such as a metal-oxide 837 varistor. When a fault is detected, the normally-on leg is turned 838 off coordinated with a synchronized dc biasing and triggering 839 of the GaN PCSS to commute current from the system through 840 the PCSS. Potential applications for this circuit breaker include 841 opportunities, such as ship-based electrical systems, where size 842 and weight are of critical importance, necessitating optimized 843 designs for packaging, thermal management, and integration 844 of a compact optical trigger source. Since the GaN PCSS 845 performance depends on the optical trigger wavelength and 846 energy, commercially available sources will be important, 847 as well as the PCSS design. Intrinsic switches will need to 848 be optically triggered with short (ns scale), high-energy (μ J-849 mJ) pulses from at or above bandgap sources with wave-850 lengths of \sim 365 nm or shorter where low-cost, compact 851 trigger options are limited. Alternatively, extrinsic switches 852 can be triggered using optical wavelengths below the bandgap 853 where optical source availability is more common including 854 semiconductor-based laser diode options. 855

C. Optical Bipolar PSDs

While PCSS devices have seen significant research across different material bases, optical bipolar PSDs have shown promise for power-electronic applications [75]. This encompasses light-triggered thyristor (LTT) [76]. One of the key advantages of the LTT is the high electrical gain of the thyristor that significantly reduces the requirement for optical



Fig. 13. Structure of an optical ETO and currents for the optical thyristor for one switching cycle.

power, which has economy of scale implications for WBG
optical thyristors [77] However, the high gain of the LTT
comes at the price of slow turn of time since the thyristor
is a latched device.

More recently, an optical emitter-turn-off thyristor (optical 867 ETO) [78], [79], [80] has been outlined that overcomes this 868 limitation of the LTT. Mojab and Mazumder [81] outline how 869 this operational mechanism for controlling a single optical 870 ETO can be extended for higher voltages using a series of two 871 872 (or more) devices. As shown in Fig. 13, this is achieved using a low-voltage optically triggered power transistor (OTPT) [82], 873 as shown in Fig. 14, and a low-voltage MOSFET that works 874 mutually exclusively to turn the main optical power thyristor 875 off using unity gain turn-off mechanism. While the optical 876 bipolar PSDs outlined above serve as the main high-voltage 877 power device, the low-voltage optical bipolar device can also 878 be utilized for driving high-voltage field effect transistors. 879 Mazumder [75] and Mazumder and Sarkar [83], for instance, 880 illustrate how two low-voltage OTPTs can be used to control 881 the charging and discharging switching dynamics of a SiC 882 MOSFET. Similarly, optically triggered bipolar OTPT-based 883 cascoded SiC JFET [84] has also been realized. Other struc-884 tures based on GaN are also described in reference therein. 885



Fig. 14. Vertical experimental OTPT device geometry and actual package.



Fig. 15. Packages from the left to the right: XM3, HM, LinPak, and XHP.

V. PACKAGING

A. Wirebonded Modules

Commercially available wirebonded packages are optimized 888 for Si devices rated for 650-V, 1.2-kV, 1.7-kV, 3.3-kV, and 889 6.5-kV applications. These modules are mainly available from 890 Infineon, Vincotech, On Semiconductor, and Hitachi/ABB. 891 Infineon offers IGBT half-bridge modules for all these volt-892 age levels. Infineon offers 62-mm C-Series, EconoDUAL, 893 PrimePACK,¹ and pressfit EasyPACK 1B and 2B modules 894 packages for 650-V, 1.2-kV, and 1.7-kV applications [85], [86], 895 as well as XHP and IHV module platforms for 3.3- and 896 6.5-kV applications [87], [88]. Hitachi and ABB provide 897 62Pak and LoPak1 62-mm package platforms for 1.7-kV 898 applications, and LinPak and HiPak packages for 3.3- and 899 1.7-kV applications [89], [90]. Vincotech has an EconoDUAL 900 package in a 62-mm platform for the 1.2-kV IGBT module. 901 SiC module manufacturers, such as Wolfspeed and Rohm, 902 have utilized the 62-mm module platform and introduced 903 HM [91] series and BSM [92] series for both 1.2- and 1.7-kV 904 applications. Moreover, in the same 62-mm platform, CREE 905 has its WAB [93] package for the same 1.2- and 1.7-kV 906 applications. XM3 is a more compact package design for 907 a 1.2-kV application [94]. Wolfspeed has even fabricated a 908 module incorporating GaN Systems prepacked chip in their 909 62-mm HM series package [95]. Fig. 15 illustrates that the 910 fabrication processes involved in these wirebonded power 911 modules have relatively high maturity, while these modules 912 offer power loop inductance anywhere from 9 nH up to more 913 than 20 nH. This high commutation loop inductance could 914 become a limiting factor for the application of high-power 915 WBG devices. 916

Packaging plays an important role in ensuring the safe and reliable operation of semiconductor devices. With high-power 918

886



Fig. 16. Hybrid package.

and increased switching speed, the selection of materials,
interconnect technologies, and layout become more and more
critical. Traditional power modules designed for Si IGBTs
show their limitation when exposed to the faster switching
speed and high-frequency operation enabled by the new generation of WBG power devices.

Power loop inductance introduces an inductive voltage spike 925 across the device terminal during the hard switching operation. 926 It curtails package reliability due to the increased propensity of 927 partial discharge and insulation failure. The external preventive 928 approach, such as reducing switching speed, harms efficiency 929 by increasing the switching loss. Moreover, to increase the 930 power handling ability of the module, multiple dies are 931 required to parallel in a switching position. An asymmetric 932 layout will lead to uneven dynamic current sharing between 933 the paralleled dies. This will impose a transient temperature 934 imbalance between them and may reduce the reliability of a 935 particular device. 936

Thermal resistance determines the power handling ability 937 of semiconductor devices. Poorly designed modules will often 938 require extensive and bulky thermal management systems that 939 will increase the cost and reduce power density. Layout, 940 materials, and interconnect technologies have their individual 941 impact on power loop inductance and thermal resistance. 942 Most of the commercial power modules use wirebonds as 943 interconnects from the top side of the semiconductor chips. 944 It increases the area of the commutation loop and restricts 945 the cooling from only one side of the package. Different 946 endeavors have been reported to replace wirebonds to reduce 947 loop inductances and thermal resistances. Some of them are 948 discussed in detail next. Detailed discussion and guidance to 949 choose materials for power modules are reported in the exiting 950 literature [96], [97] and hence not repeated here. 951

To reduce the loop inductance while keeping the advan-952 tages of the maturity from the wirebonded module structure, 953 researchers have proposed a "hybrid" structure (see Fig. 16) 954 that combines the advantages of the maturity from the fab-955 rication processes and the low inductances from multisub-956 strate vertical commutation loop structures. Wang et al. [98], 957 Chen [99], and Chen et al. [100] have reported such a struc-958 ture in different designs, respectively. All these works have 959 achieved reduced loops' inductance compared to traditional 960 wirebonded modules. 961



Fig. 17. SiPLIT interconnect technology.



Fig. 18. SKiN technology.



Fig. 19. DLB module package.

B. Wirebondless Modules

Wirebond has its limitations and has been identified as one 963 of the weakest points in modern module fabrication technol-964 ogy. Several endeavors have been taken and new technologies 965 tried to replace the prone-to-failure wirebonds. Siemens intro-966 duced a planar interconnect technology (SiPLIT), as shown in 967 Fig. 17. In this technology, Cu is deposited on high-insulating 968 film to connect the top side of the die. Through electrical 969 and thermal characterization, it was found that up to 50% 970 reduction in parasitic inductances and a 20% decrease in 971 thermal resistance were achieved [101]. 972

Semikron has brought this concept to another level and 973 demonstrated its SKiN technology (see Fig. 18) as another 974 interconnect technology to replace wirebonds. In SKiN tech-975 nology, power chips are sintered to a DBC substrate, and 976 another top side sintering of the power chips is done to a 977 flexible printed circuit (FPC). This technology was introduced 978 in 2011 and is now being used for SiC module packaging. 979 It has shown that a loop inductance of as low as 1.4 nH can 980 be achieved using this technology [102], [103]. 981

Another wirebond alternative is to use copper-clip interconnection and direct leadframe bonding (DLB), as captured in Fig. 19. Woo et al. [104] demonstrated this technology and used silver sintering to connect the Cu clip to the die, where copper clips can reduce the parasitic inductance and help to achieve better heat removal from the top side of the dies. Instead of using copper clips for "pad-to-substrate"



Fig. 20. POL technology.

connection, Silicon Power Cooperation and STMicroelectron-989 ics demonstrated DLB on power devices. This package struc-990 ture enables device-to-power terminal direct connection and, 991 thus, can achieve reduced power loop inductance and top side 992 cooling feature. General Electric developed a power overlay 993 (POL) interconnect technology, as illustrated in Fig. 20, for Si 994 and SiC packages [105]. In this package, the topside of the 995 die is connected using a flexible substrate made of polyimide 996 and copper. It reduces the parasitic inductance and increases 997 the reliability of the module. 998

The development of 2.5-D and 3-D packages provides 999 another pathway to further optimize the commutation loop 1000 inductance and achieve higher power density. Such a structure 1001 adopts multilayer DBC and vertical power-loop design in 1002 power modules and provides double-sided cooling capabil-1003 ity with optimized low loop inductance. The 2.5-D design 1004 structure has two layers of metallization with the devices 1005 connected to the bottom DBC. The copper layer is etched to 1006 a desired pattern where the IGBTs and diodes are attached by 1007 soldering. The top metal connection and the bottom DBC can 1008 be connected through metal post interconnect [metal post inter-1009 connect parallel plate structure (MPIPPS)] [106], dimple array, 1010 and direct soldering/sintering (flip-chip on flex and embedded 1011 power) [107], [108], [109]. Similar designs can also be found 1012 in [110]. In 3-D modules, semiconductor chips are attached 1013 to two or more substrates, and the interconnection between 1014 them can be achieved through any technology. Hopkins et al. 1015 have proposed a prismatic module using flexible substrates 1016 and a connecting structure in the middle of the package [111]. 1017 Zhang et al. [112] used LTCC as a chip carrier sandwiched 1018 between two DBCs in a wirebondless SiC package. 1019

Press-pack is a packaging approach that uses pressure 1020 contact as interconnect instead of wirebonding and soldering. 1021 1022 Connections to the chips are made by physical contact pressure via external clamping between rigid electrodes and strain 1023 buffers. Zhu et al. [113] use fuzz buttons as spring contact. 1024 It shows reduced stress on the chip interface and enables 1025 double-sided cooling. Chang et al. [114] extend a similar 1026 concept from Aalborg University. PET films are used as 1027 insulators in between metal bars, while the whole package 1028 is kept together using bolts from each side. 1029

Power chip on bus (PCoB) technology is another 3-D module design, and thick-finned copper acts as both heatsink and busbar. Power dies are electrically attached to two busbar-like power substrates directly. Molybdenum spacers are used as CTE buffers between the die and bottom substrates for reducing thermal-mechanical stress caused by CTE mismatch [115].



Fig. 21. Delphi 3-D packaged Viper module.

TABLE IV Comparison Among Different Interconnects to Replace Wirebonds

Packaging Scheme	Properties, Pros, and Cons			
SiPLIT [101]	 Thick copper on an insulating film is used as a topside interconnect. Reduction of power loop inductance by 50% and thermal resistance by 30% compared to traditional wire bonded packages. Increased power handling capacity and low switching loss and overshoot. 			
SKiN [102]	 Dies are sintered from top and bottom sides. Sintering improves the bonding reliability compared to solder-based joints. Very low power loop inductance (~ 1.4 nH) Reduced switching loss and overshoot 			
DLB [104]	 Copper clips are used as top side interconnect. Silver sintering is the attachment method, hence increased reliability compared to solder joints. Reduced power loop inductance and thermal resistance 			
POL [105]	 Wire bonds are replaced with flexible substates. Low power loop inductance reduced switching loss and overshoot. 			
Press Pack [113]	 Pressure contacts-based connection from top side of the dies instead of soldering/sintering Reduced stress on the dies. Low power loop inductance and thermal resistance. 			
 Double sided cooling enabled by 3D packag structure. Low power loop inductance due to small loop area 				

The 0.5 °C/W thermal resistance and 8-nH loop inductance 1036 have been reported for this package.

These 2.5-D and 3-D packages provide both superior 1038 thermal and electrical performances, and thus, it has been 1039 adopted by the automotive industry as a trend for future 1040 advanced EV drives. Most of these modules in EV applica-104 tions have transfer-molded packages and double-sided cooling 1042 features to be able to withstand the high-temperature opera-1043 tion environment. Hitachi [116], Delphi [117] (see Fig. 21), 1044 Toyota [118], ST Microelectronics [119], Mitsubishi [120], 1045 and Infineon [121] modules are now implemented inside 1046 the automobiles for different purposes and types of power 1047 conversion. Table IV provides a comprehensive summary of 1048 these interconnect technologies. 1049

C. Advanced High-Voltage Power Module

The increasing development of distributed energy systems 1051 also poses strong demand for medium- and high-voltage power 1052



Fig. 22. 10-kV module from Aalborg University.



Fig. 23. CPES PQFN GaN package

modules (>6.5 kV). Besides the commercially available pack-1053 ages, advanced designs for high-voltage module development 1054 are also in progress to support higher voltage and better 1055 performance. The U.S. Army Research Laboratory has a lot of 1056 research efforts in HV SiC diode and SGTO packaging using 1057 different structures, including using metal-tab interconnection, 1058 ceramic lid, and Kovar metal connection to achieve both low 1059 inductance and better thermal management, using printed ABS 1060 housing for enhanced insulation [122]. North Carolina State 1061 University [123] and CREE/Powerex [124] have been demon-1062 strating their 10-kV designs in wirebonded power modules. 1063 These module designs require specific consideration of insu-1064 lation, high electric field mitigation, and dV/dt-induced noise 1065 control. Virginia Tech has proposed another 10-kV module 1066 with stacked DBC and spring-loaded pins connection, and has 1067 used a CM noise screen to mitigate the CM noise generation 1068 from the module and achieved 13-dB reduction [125]. Munk-1069 Nielsen et al. from Aalborg University have designed a 10-kV 1070 module in a single DBC substrate and optimized it for lower 1071 CM noise emission [126]. Deshpande et al. [127] proposed, 1072 as shown in Fig. 22, stacked DBC-based cavitated substrate 1073 for balanced E-field, voltage, and CM noise reduction from 1074 the 15-kV SiC module. 1075

GaN-based HEMTs provide high switching frequency with 1076 low loss and radiation harden features in harsh environment 1077 applications and, thus, start getting popular in 650-V and 1078 1.2-kV applications [128], [129], [130], [131]. Available prod-1079 ucts of EPC were initially based on ball grid array (BGA) 1080 and later adopted line grid array (LGA) technology where 1081 solder bumps are placed on one side of the chip for their 1082 solder ability. The intertwined structure of the LGA enables 1083 a low-inductance package [132]. Fraunhofer IZM and TU 1084 Berlin worked together and came up with a chip in polymer 1085 package [133], [134], [135] to switch currents of 80 A or more. 1086 This technology embeds power chips into low-profile polymer 1087 packages without using a DBC substrate. GaN Systems has 1088 patented the GaNPx package for a near chip-scale version 1089 of their device enabling high thermal performance and low 1090 package inductance using a very similar concept. CPES has 1091 presented a package using a metal connection and stack-die 1092 structure for 650-V cascode GaN devices and packaged it 1093 in a quad flat no-lead (POFN) compatible format [136] 1094 (see Fig. 23). With collaboration with GaN systems, APEI 1095 (Wolfspeed) has developed a high-temperature high-current 1096



Fig. 24. CREE high-temperature GaN package.



Fig. 25. ViSIC 1.2-kV GaN module.

package for the discrete device named as X'6 power discrete ¹⁰⁹⁷ package [137] (see Fig. 24).

The parasitics from the gate drive layout, especially the gate loop inductance and the common source inductance, have strong influences on the power module switching performance. Heterogeneously integrated power modules with Kelvin-source connected gate drive circuits and power devices can significantly reduce gate drive parasitics and improve module performance.

ViSIC has its gate driver integrated 1.2-kV GaN module 1106 (see Fig. 25) using two series connected GaN HEMT per 1107 switching position in half-bridge configuration [138]. GaN 1108 systems have an insulated metal substrate (IMS) power module 1109 where a metal core PCB is employed. Jørgensen et al. [139] 1110 from Aalborg University have shown a hybrid PCB-DBC-1111 based package for a full bridge module. This module complies 1112 with Infineon's commercially available Easy 1B package [139] 1113 (see Fig. 26). Emon [140] has extended a similar concept for 1114 half-bridge phase leg configuration with optimized power loop 1115 (0.68 nH) and gate loop inductances (1.2 nH) with a Kelvin 1116 connection. Wang et al. [141] proposed a gate driver-integrated 1117



Fig. 26. GaN full-bridge module.



Fig. 27. Double-sided cooled GaN half-bridge module.

double-sided cooled solution with 0.95-nH commutation loop
inductance and 2-nH gate loop inductance, as shown in Fig. 27.
In order to further reduce the parasitics in the gate driving
loop, solutions using monolithically integrated gate drivers

with power devices are also proposed by industry and 1122 academia researchers. Navitas proposed a GaN Power IC 1123 solution using AllGaN¹ process development kits (PDKs) 1124 to monolithically integrate 650-V GaN IC circuits (drive, 1125 logic) with GaN FETs [142]. EPC [143] and GaNPower 1126 International [144] also proposed their integrated products 1127 1128 that combine low-power IC circuits with GaN HEMT. Xu et al. [145], Moench et al. [146], Zhu and Matioli [147], 1129 Zaman et al. [148], Liang et al. [149], Tang et al. [150], and 1130 Noike et al. [151] present monolithic integration efforts from 1131 academia, in which most groups realized logic and fate driver 1132 integration with GaN HEMTs. Zaman et al. [148] present 1133 the gate driver integration and current sensor integration with 1134 the GaN power device, while Xu et al. [145] also present 1135 the monolithic integration of the gate driver and protection 1136 circuits. 1137

1138

VI. DEVICE RELIABILITY

A. OFF-State Degradation of GaN-HEMTs: Extrinsic and Intrinsic Failures

GaN is a WBG semiconductor and has a high breakdown 1141 field of 3.3 MV/cm. This value is 11 times higher than that of 1142 Si (0.3 MV/cm), and this means that, for the same breakdown 1143 voltage, GaN devices can be ~ 11 times thinner than their Si 1144 counterparts. The OFF-state operation can result in a very high 1145 electric field, both in the semiconductor material and the sur-1146 rounding dielectrics. During the OFF-state operation, the gate, 1147 the source, and the bulk are typically grounded (for E-mode 1148



Fig. 28. Schematic of a GaN HEMT, showing the most relevant layers within the structure of the device, and the location of high lateral and vertical fields reached by the device during the OFF-state.



Fig. 29. TEM performed on a cross section showing a severe degradation in the gate side/edge [152]. ©2017 IEEE. Reprinted, with permission, from Rossetto et al. [152].

transistors), while the drain can be at 600–900 V, depending on the analyzed technology. This may result in high lateral and vertical fields that may approach the breakdown limits of the devices (see a schematic representation in Fig. 28).

The lateral breakdown voltage mostly depends on the geom-1153 etry of the device and is typically proportional to the distance 1154 between the gate and the drain terminals. Recent papers [152] 1155 and [153] demonstrated that lateral breakdown can be an 1156 extrinsic mechanism, related to the failure of the device in 1157 correspondence with the gate head, on the drain side edge, 1158 where the electric field is maximum. As discussed in [152], 1159 the breakdown voltage decreases with the increasing length of 1160 the gate head on the drain side, indicating that a careful device 1161 design is the key for obtaining high reliability. 1162

The hypothesis was confirmed through transmission electron 1163 microscopy (TEM) (see Fig. 29) that demonstrated the gener-1164 ation of a leakage path between the gate metal and the channel 1165 of the transistor. Approaches for improving the reliability were 1166 proposed, i.e., by using graded SiN passivation with increased 1167 thickness. This process is an extrinsic process that is related 1168 to the failure of the SiN dielectric at the edge of the gate 1169 head, and for this reason, considerations of time-dependent 1170 dielectric breakdown apply. Hence, the E-model (considering 1171 that $\ln(\text{TTF}) \sim -\beta V$ [155], where TTF represents the time to 1172 failure, V the stress voltage, and β the slope of the TTF versus 1173 V plot with units in V^{-1}) is preliminarily applied to describe 1174 the degradation kinetics [153]. 1175

The vertical breakdown voltage depends on the properties 1176 of the epitaxial layers. When the devices are operated OFF-1177 state, a large field drops on the uid-channel layer and the GaN 1178 buffer [156]. Recent papers [157] indicated that GaN stacks 1179 subject to high vertical fields can suffer from a time-dependent 1180 breakdown, similar to what happens in dielectrics. Time-to-1181 failure was found to be Weibull-distributed, with β greater 1182 than one, indicating an intrinsic failure process. Factor β was 1183 found to depend on the stress voltage since different voltage 1184



Fig. 30. High-voltage OFF-state stress at T = 200 °C on 100-m Ω power transistors at $V_{ds} = 900$, 925, and 950 V. Data are plotted on a Weibull plot; three different extrapolation models are used: E, 1/E, and PF. Field extrapolation for the three models is done at T = 200 °C and $V_{ds} = 600$ V [159]. ©2015 IEEE. Reprinted, with permission, from Moens et al. [159].

ranges may have different leakage mechanisms [158]. The 1185 failure mechanism was found to be strongly field-dependent 1186 and weakly thermally activated [$E_a = 0.25$ eV, considering an 1187 acceleration factor AF(T) = $\exp(E_a/k) (1/T - 1/T_{\text{stress}})$] [159]. 1188 In AF(T), E_a represents the activation energy, k the Boltzmann 1189 constant, and T and T_{stress} are the absolute temperatures at 1190 which the acceleration factor is calculated, and the accelerated 1191 stress condition is conducted. The failure was ascribed to the 1192 creation of defective paths (due to percolation) between the 1193 drain and substrate. 1194

Intrinsic reliability was found to significantly depend on 1195 buffer leakage [160]. For high OFF-state voltages, drain leak-1196 age was found to be related to Poole-Frenkel (PF) con-1197 duction, allowing charge stored in C_N acceptors to leak 1198 away [157], [158], [159], [160], [161], [162]. The reliability 1199 can be evaluated by high-temperature reverse bias (HTRB, 1200 e.g., $T_j = 150$ °C and $V_{DS} = 600$ V) or high-voltage OFF-1201 state (HVOS, high voltage on drain, in pinch-off conditions, 1202 with substrate, and source at ground) stress. Intrinsic failures 1203 typically follow a Weibull distribution [157], [162]; different 1204 field-acceleration models have been considered, including E, 1205 1/E, and PF. While the E-model [TTF~exp(- βV)] is the 1206 most conservative [158], it was recently proposed [162] that 1207 the PF model can effectively reproduce the experimental 1208 data (see Fig. 30). In general, the acceleration model may 1209 depend on the dominant leakage mechanism near breakdown 1210 (PF [162], thermionic emission, variable range hopping, and so 1211 on [161], [163]): the modeling and tuning of vertical leakage 1212 are the keys for reliable lifetime extrapolation. Superlattice-1213 based buffers may be used to improve vertical reliability, 1214 as highlighted in [164], [165], and [166]. 1215

Next, we turn our focus to the application reliability needs
for GaN FETs. Power conversion involves hard-switching
transitions, which can be stressful on devices [167], [168]. For
Si power FETs, a combination of technology and product-level



Fig. 31. Simplified explanation of the approach for assuring GaN product switching reliability, courtesy JEDEC JEP180.

tests is typically used to validate operational robustness, for 1220 example, unclamped inductive switching (UIS), hot carrier 1221 injection (HCI), and high-temperature operating life (HTOL). 1222 There are some differences between GaN and Si, which neces-1223 sitate different testings. For example, UIS is not recommended 1224 for GaN, and HCI needs body contact, which is not available 1225 for GaN. As a result, the industry has worked together behind 1226 a common approach to assure the switching reliability of 1227 GaN power conversion devices, described in the Joint Electron 1228 Device Engineering Council (JEDEC) JEP180 guideline and 1229 summarized in Fig. 31. 1230

Application-specific qualification is a challenging topic for 123 any technology because of multiple topologies and use cases. 1232 The common approach for GaN was enabled by the use of the 1233 switching locus curve to represent the type of switching stress 1234 applied to the device [167] and, thereby, the failure mechanism 1235 exercised. This approach allows for the relevant stress to be 1236 applied and accelerated by a test-vehicle circuit and for the 1237 switching reliability validation to apply broadly. For example, 1238 a test-vehicle circuit that applies hard-switching stress can 1239 validate the hard-switching robustness of PSDs for the broad 1240 class of hard-switching applications. On-wafer testing has also 1241 been shown to generate relevant switching loci [169]. 1242

To assure switching reliability, adequate switching lifetime 1243 needs to be validated and application-use reliability demon-1244 strated. The desired switching lifetime is validated by applying 1245 relevant accelerated switching stress, using a test-vehicle cir-1246 cuit. Batches of devices are run at several conditions, varying 1247 one stressor at a time and acceleration factors determined from 1248 the failure distribution plots. GaN has already demonstrated 1249 excellent switching lifetime for both hard and soft switching 1250 applications [170], [171], [172]. Application-use reliability is 1251 demonstrated by subjecting the FETs to system-level stress in 1252 a dynamic HTOL (DHTOL) test. 1253

Robustness to occasional extreme events, such as power 1254 line surges, is also an important consideration for any power 1255 device. Power converters are typically running when such 1256 events occur, so the devices need to be robust to power 1257 line surges while switching. In the case of Si FETs, when 1258 a power line surge strikes, the FET avalanches or breaks 1259 down by impact ionization. Over the years, the industry 1260 has engineered Si FETs with avalanche capability, and this 126

property has become synonymous with power line surge 1262 protection. Present-day GaN FETs, however, do not have an 1263 avalanche rating. However, they have substantial overvolt-1264 age capability [173] and can switch through the surge. This 1265 capability has been shown for both hard and soft switch-1266 ings [173], [174], [175]. The ability of GaN FETs to switch 1267 through surge will provide advantages for power-line con-1268 nected converters. 1269

B. Assessing and Controlling Reliability of SiC MOSFETs: Focus on Bias Temperature Instabilities

Implementing SiC as a PSD material allows to adopt several 1272 well-known device concepts and processing technologies from 1273 Si such as designs like vertical Schottky diodes or vertical 1274 power MOSFETs. Many fundamental procedures to verify the 1275 long-term stability of Si devices are essentially the same for 1276 SiC. Nevertheless, some specific SiC properties involve major 1277 adaptations to existing reliability tests that were developed for 1278 Si. Items that turned out to be relevant are the properties of the 1279 material itself with its specific defect structures, anisotropies, 1280 mechanical and thermal properties, the larger bandgap with 1281 its implications on the density and dynamics of interface traps 1282 in MOS-based devices, the up to ten times higher electrical 1283 fields inside the device and at the outside interfaces, and 1284 new operating modes where high-voltage operation and fast 1285 switching are combined. The listed items may all influence 1286 specific aspects in established qualification tests and require 1287 adapting models used to extrapolate test data and correlate it 1288 to real-world application conditions. 1289

A very good example of a critical reliability issue that is 1290 well-known and extensively studied in Si MOSFET but turns 1291 out even more complex and challenging in SiC MOSFET is the 1292 bias temperature instability (BTI). BTI causes time-dependent 1293 variations of critical electrical device parameters, such as 1294 threshold voltage ($V_{\rm TH}$), ON-resistance ($R_{\rm DSon}$), and leakage 1295 current in the blocking mode (I_{DSoff}) . In fact, BTI is a 1296 challenge for SiC MOSFETs in many different aspects. The 1297 internal mechanism governing BTI in SiC MOSTETS is the 1298 presence of broad distributions of slow electron and hotel 1299 traps, which can give rise to both device instability and the 1300 aging of the device [176]. 1301

Due to SiC-specific threshold voltage hysteresis effects 1302 caused by charging and discharging of (near)interface traps, 1303 one needs to be very careful when measuring $V_{\rm TH}$ of a 1304 SiC MOSFET since its value typically depends on the 1305 "biasing-history" of the device. To accomplish a reproducible 1306 $V_{\rm TH}$ measurement, which is a mandatory requirement for 1307 assessing BTI, it is essential to condition the device prior to the 1308 readout [177]. Conditioning means bringing the interface of 1309 the MOS device into a defined (near-equilibrium) charge state 1310 prior to the V_{TH} measurement. This can be done, for example, 1311 by applying a short (ms-range) positive gate pulse to the device 1312 using voltages around the recommended gate use voltage (c.f. 1313 Fig. 32). Other more complex conditioning procedures may 1314 also involve negative gate pulses. After conditioning, $V_{\rm TH}$ can 1315 be measured in a very accurate and reproducible manner, 1316 especially when keeping the time delay between the gate pulse 1317



Fig. 32. Example of device conditioning for reproducible V_{TH} measurements in SiC MOSFETs. Prior to the V_{TH} measurement, a positive gate pulse is applied for several milliseconds to bring the MOS interface into a defined charge state. The time delay between the conditioning pulse and V_{TH} measurement needs to be constant.



Fig. 33. Simplified sketch of a dc-BTI test using a positive gate stress voltage (PBTI). Stress periods are interrupted for intermediate V_{TH} readouts. Device conditioning is applied for initial, intermediate, and final V_{TH} readouts.

and the V_{TH} readout constant. The easiest way to accomplish 1318 a fast and well-timed spot measurement of $V_{\rm TH}$ is to use a 1319 gated-diode measurement approach. Here, the gate and drain 1320 terminals of the device are shorted, the source terminal is 1321 grounded, and a threshold current, e.g., 1 mA, is forced. 1322 Being able to measure $V_{\rm TH}$ reproducibly, the next challenge 1323 for controlling and assessing BTI in SiC MOSFET is selecting 1324 appropriate stress conditions for drift monitoring and/or end-1325 of-life drift evaluation. 1326

BTI monitoring is crucial for device manufacturers, for 1327 example, to control the $V_{\rm TH}$ stability of their device technolo-1328 gies over time or to check whether certain process changes 1329 affect parameter stability in general. For this purpose, a simple 1330 static dc-BTI stress test at elevated temperatures is typically 1331 done (c.f. Fig. 33). Device conditioning is applied for initial 1332 and intermediate and final $V_{\rm TH}$ readouts. Although this simple 1333 test is not very well reflecting operation conditions in real 1334 applications, it has the advantage of being easy to use and 1335 offers the potential of significant drift acceleration using 1336 stress biases and temperature beyond the specified data-sheet 1337 limits. For sure, one needs to be careful to keep stress biases 1338 and temperatures low enough in order not to trigger new 1339 degradation mechanisms that would not be observed in use 1340 conditions. Assessing dc-BTI using different stress biases and 134 temperatures helps to build a degradation model and check for 1342 new mechanisms. 1343

Besides monitoring and controlling BTI in production, ¹³⁴⁴ device manufacturers also need to be able to assess worst ¹³⁴⁵ case end-of-life drifts for different mission profiles of various
applications. This is needed to consider potentially critical
parameter variations caused by BTI in specification limits and
system designs. The most straightforward way of studying
parameter drifts in real applications is by running long-term
application tests, thereby doing intermediate read-outs, and
finally extrapolating the drift toward end-of-life [178].

While this kind of testing is very intuitive and important 1353 since it has the obvious advantage of being closest to the 1354 application, it also comes with several practical disadvantages 1355 that typically disqualify such test setups for broad technology 1356 qualifications. In fact, an application test mimics only one 1357 very specific application condition that is likely not represen-1358 tative of all possible operating conditions in various customer 1359 designs. Also, real application tests do not provide much 1360 potential for stress acceleration via bias or temperature, and 1361 their electrical setups are typically very complex and cannot 1362 be scaled up easily. Therefore, one is typically aiming for 1363 simplified stress setups that trigger the same drift or failure 1364 phenomena that would occur in real applications. The target 1365 is to subject devices to such a test and assess worst case end-1366 of-life parameter variations. 1367

By using elevated gate biases and temperatures, it is possible 1368 to set up an accelerated stress test that provides, within 1369 a reasonable stress time (e.g., 1000 h), the data needed 1370 to predict/extrapolate worst case end-of-life drifts. Recent 1371 findings [179], [180], [181], however, suggest that a static 1372 dc-BTI test may not be best-suited to realistically predict 1373 drifts of SiC MOSFETs that are typically switched in the 1374 bipolar mode ($V_{GS,off} < 0$ V and $V_{GS,on} \gg V_{TH}$) at oper-1375 ation frequencies of up to 50 kHz and higher. Depending 1376 on the application conditions, a static BTI stress test may 1377 either significantly overestimate or underestimate real drifts in 1378 switching applications. Therefore, a different switching stress 1379 test, called the ac-BTI or gate switching stress (GSS) test, has 1380 been recently suggested [182]. In this setup, source and drain 1381 terminals are grounded, and the gates of devices are stressed 1382 at datasheet max-levels ($V_{GH,max}$, $V_{GL,min}$, and $T_{VJ,max}$) using 1383 pulsing frequencies of up to 500 kHz. Such high frequencies 1384 are used to achieve a considerable number of switching events 1385 within a reasonable stress time, e.g., 1000 h. This is essential 1386 since it was shown earlier [177], [178] that V_{TH} drift under 1387 ac stress conditions follows a power law that depends on 1388 the number of switching cycles (N_{Cycles}) given by $\Delta V_{\text{TH}} =$ 1389 $A_0 \cdot (N_{\text{Cycles}})^n$. In this expression, A_0 represents a bias- and 1390 temperature-dependent prefactor and the power law exponent 1391 n as the main parameter describing the evolution of the time-1392 and frequency-dependent $V_{\rm TH}$ drift. 1393

Recent publications suggest that the frequency dependence 1394 of GSS is a consequence of the continuous charging and 1395 discharging of fast switching traps at the SiC/SiO₂ interface 1396 when pulsing the gate in the bipolar mode. During the fast 1397 transition phases of the gate pulse, some trapped charges can-1398 not be emitted fast enough and, therefore, slightly enhance the 1399 oxide electric field during and shortly after the gate switching 1400 event [183], [184], [185]. An alternative model attributes the 1401 observed frequency acceleration to the recombination energy 1402 that is released in every single switching event when electrons 1403



Fig. 34. End-of-life drift evaluation of 1200-V SiC trench MOSFET devices using a 1000-h ac-BTI test. The shown extrapolation is based on 1000-h data. Additional data points after 2000 and 4250 h of stress fit extrapolation. Typical numbers of switching cycles of solar inverter and automotive drive train applications are indicated by vertical lines.

and holes recombine at the MOS interface. The energy is 1404 assumed to be released mostly through vibrational excitations 1405 and can act as a "phonon kick" to break nearby bonds or to bring a defect to an excited vibrational state from which it can experience a reaction into a more permanently charged 1409 state [185]. 1409

Fig. 34 shows V_{TH} drifts of 1200-V SiC trench MOS-1410 FET devices stressed under ac-BTI conditions. Devices were 1411 stressed for 4250 h at their datasheet max-levels (+20 V,1412 -10 V, and 150 °C) using a gate pulsing frequency of 500 kHz. 1413 In principle, one could use even higher stress frequencies of 1414 up to 2 MHz [186] to further accelerate ac-BTI. However, 1415 such high frequencies are much more challenging to handle 1416 experimentally due to parasitics and self-heating, and might 1417 result in undesirable effects, such as voltage overshoots or 1418 undershoots. The stress was interrupted multiple times to 1419 record the V_{TH} drift. The resulting drift curve shown in Fig. 34 1420 can be used to estimate worst case end-of-life drifts for 142 various applications. The total number of switching events of 1422 applications that run at relatively low frequencies, such as an 1423 automotive drive train inverter, is already covered within the 1424 1000-h switching test at 500 kHz. Thus, its end-of-life drift 1425 can be simply determined by data interpolation. The expected 1426 end-of-life drift of other applications that run at much higher 1427 frequencies, e.g., solar applications, can be estimated by data 1428 extrapolation of a 1000-h (1.8·10¹² cycles) test. 1429

In this paragraph, we have reviewed the reliability and 1430 testing challenges of SiC-based power devices with a partic-1431 ular focus on bias temperature instabilities. Basic concepts 1432 of assessing and controlling BTI in SiC MOSFETs were 1433 discussed. It was highlighted that, even on an unstressed SiC 1434 MOSFET device, reproducible measurement of the threshold 1435 voltage is challenging but, at the same time, a fundamental 1436 requirement for the correct assessment of parameter drift over 1437 time. A stable V_{TH} measurement can be achieved by applying 1438 device conditioning. Static dc-BTI testing was suggested to 1439 be most useful for drift monitoring and comparative stud-1440 ies. For realistic end-of-life drift evaluation, real application 1441 tests or application-near-gate switching tests are the preferred 1442

methods. Stressing at datasheet max-levels ensures worst case 1443 drift estimations for arbitrary mission profiles. 1444

VII. CONCLUSION

In this article, PSD technologies that hold promise for 1446 power-electronic-based DERs are outlined. Even though 1447 Si-based PSDs will continue to play an important role in this 1448 commercial landscape, this article provides an overview of 1449 the next-generation WBG PSDs based primarily on SiC and 1450 GaN, and extends the discussion to the prospective UWBG 1451 PSDs. The abilities of the PSDs based on these new materials 1452 derive significant advantages, including, but not limited to, 1453 higher blocking voltage, lower forward drop, and enhanced 1454 thermal sustenance. This may lead to topological simplicity, 1455 reduced losses, reduced footprint, enhanced control bandwidth, 1456 and increased reliability of the associated power-electronic 1457 systems, to name a few. 1458

Regarding SiC PSDs, although SiC JFETs show commercial 1459 promise, SiC MOSFETs are currently the most mature active-1460 device technology, especially with in-roads into the medium 1461 voltage market. Although the cost of SiC FETs has been 1462 reduced, further reductions are deemed necessary for commer-1463 cial cost competitiveness. GaN, on the other hand, is currently 1464 focused on the low-voltage and high-frequency market via the 1465 relatively more mature lateral FETs. To extend the benefits 1466 of GaN FETs for the medium voltage DER market, vertical 1467 versus lateral device architectures are being explored. Vertical 1468 GaN FETs have an advantage regarding voltage and power 1469 scaling while ensuring economy of scale, provided that the 1470 current technological gaps can be addressed shortly. 1471

At the power-electronics system level, the WBG PSDs, 1472 notwithstanding their advantages, are posing some challenges. 1473 One of them relates to the enhanced conductive and radiative 1474 EMI noise, owing to the high slew rate of operation of these 1475 electrically triggered PSDs. In this regard, optically triggered 1476 PSDs (e.g., PCSS and bipolar optical devices) yield relatively 1477 higher immunity to such EMI noise. Such optically triggered 1478 devices do not suffer from floating ground problems as well. 1479 1480 Hence, attaining higher system voltage via a series connection of such devices, given the paucity or absence of high-voltage 1481 PSDs, provides an interesting solution and an alternative to rel-1482 atively complex multilevel power electronics. Optical devices, 1483 due to direct photogeneration, can also address applications 1484 with impulsive operating scenarios, including, but not limited 1485 to, pulse power, rapid fault isolation, directed energy, and so 1486 on 1487

Of course, packaging of the PSDs, given the newer materials 1488 issues associated with the SiC and GaN PSDs, enhanced 1489 slew rates of these devices, enhanced transient voltage and 1490 current stresses, need for reduced parasitic inductances, and 1491 thermal conductivities have posed newer research and devel-1492 opment (R&D) challenges that need innovative solutions for 1493 high-performance energy conversion. Expectations of signifi-1494 cantly higher power density also have the packaging experts 1495 exploring novel solutions, such as double-sided cooling, POL, 1496 and 3-D integration approaches, to name a few. Other addi-1497 tional challenges involving the enhancement of package func-1498 tionalities (e.g., integration of passives, gate drivers, and signal 1499

processing) need new innovations beyond conventional pack-1500 aging approaches. Optoelectronic integration of photonic PSDs 1501 appears to open new frontiers in packaging R&D regarding 1502 the economy of scale, quantum efficiency, and wave guiding, 1503 to name a few. 1504

A final issue relates to the reliability of the PSDs. For 1505 WBG PSDs, the electric field is significantly higher than 1506 their Si counterparts both in the semiconductor material and 1507 the dielectrics. As such, careful PSD design and epitaxial 1508 optimization are needed for a long lifetime and reduced 1509 degradation. Equally important is the need for designing 1510 critical accelerated tests for these emerging PSDs for lifetime 1511 prediction. This can be used to incorporate reliability into the 1512 PSD design process for enhancing the mean time between 1513 failures. A key and relatively complex subsequent challenge 1514 lies in correlating PSD reliability to power electronics topolo-1515 gies, operating conditions, and switching mechanisms, among 1516 other factors. Correlations of such application and device 1517 reliabilities are expected to guide system and device engineers 1518 to recommend pathways (via device design, fabrication, and 1519 operation) for long-term PSD reliability via stressor mitigation 1520 in the emerging and perceivably stringent operating conditions 1521 for the WBG technology. 1522

ACKNOWLEDGMENT

Sandia National Laboratories is a multimission laboratory 1524 managed and operated by the National Technology and Engi-1525 neering Solutions of Sandia, LLC, a wholly owned subsidiary 1526 of Honeywell International Inc., for the U.S. Department 1527 of Energy's National Nuclear Security Administration under 1528 Contract DE-NA0003525. 1529

REFERENCES

- [1] Distributed Energy Resources: Connection Modeling and Reliability 1531 Constraints, North Amer. Electr. Rel. Corp., Atlanta, GA, USA, 2016. 1532
- Z. Zhang, W. Zhang, F. Wang, L.M. Tolbert, and B. J. Blalock, 1533 "Analysis of the switching speed limitation of wide band-gap devices 1534 in a phase-leg configuration," in Proc. IEEE Energy Convers. Congr. 1535 Expo. (ECCE), Raleigh, NC, USA, Sep. 2012, pp. 3950-3955, doi: 1536 10.1109/ECCE.2012.6342164 1537
- [3] T. P. Chow, "Wide bandgap semiconductor power devices for energy efficient systems," in Proc. IEEE 3rd Workshop Wide Bandgap Power 1539 Devices Appl. (WiPDA), Nov. 2015, pp. 402-405.
- [4] A. Elasser and T. P. Chow, "Silicon carbide benefits and advantages 1541 1542 for power electronics circuits and systems," Proc. IEEE, vol. 90, no. 6, pp. 969-986, Jun. 2002. 1543
- A. Letellier, M. R. Dubois, J. P. Trovao, and H. Maher, "Gallium [5] 1544 nitride semiconductors in power electronics for electric vehicles: 1545 Advantages and challenges," in Proc. IEEE Vehicle Power Propuls. 1546 Conf. (VPPC), Montreal, QC, Canada, Oct. 2015, pp. 1-6, doi: 1547 10.1109/VPPC.2015.7352955 1548
- [6] E. A. Jones, F. F. Wang, and D. Costinett, "Review of commercial 1549 GaN power devices and GaN-based converter design challenges," IEEE 1550 J. Emerg. Sel. Topics Power Electron., vol. 4, no. 3, pp. 707-719, 1551 Sep. 2016. 1552
- [7] S. G. Khalil, S. Hardikar, S. Sack, E. Persson, M. Imam, and 1553 T. McDonald, "HV GaN reliability and status," in Proc. IEEE 3rd 1554 Workshop Wide Bandgap Power Devices Appl. (WiPDA), Blacksburg, 1555 VA, USA, Nov. 2015, pp. 21-23, doi: 10.1109/WiPDA.2015.7369307. 1556
- [8] E. van Brunt et al., "Performance and reliability impacts of extended 1557 epitaxial defects on 4H-SiC power devices," Mater. Sci. Forum, 1558 vol. 924, pp. 137-142, Jun. 2018. 1559
- [9] A. Agarwal, H. Fatima, S. Haney, and S.-H. Ryu, "A new degra-1560 dation mechanism in high-voltage SiC power MOSFETs," IEEE 1561 Electron Device Lett., vol. 28, no. 7, pp. 587-589, Jul. 2007, doi: 1562 10.1109/LED.2007.897861. 1563

1523

1530

1538

- [10] V. Veliadis et al., "Degradation and full recovery in high-voltage 1564 implanted-gate SiC JFETs subjected to bipolar current stress," IEEE 1565 1566 Electron Device Lett., vol. 33, no. 7, pp. 952-954, Jul. 2012.
- [11] V. Veliadis, T. McNutt, M. Snook, H. Hearne, P. Potyraj, and 1567 C. Scozzie, "A 1680-V (at 1 mA/cm²) 54-A (at 780 W/cm²) nor-1568 mally ON 4H-SiC JFET with 0.143-cm² active area," IEEE Elec-1569 1570 tron Device Lett., vol. 29, no. 10, pp. 1132-1134, Oct. 2008, doi: 10.1109/LED.2008.2002907. 1571
- [12] V. Veliadis et al., "A 2055-V (at 0.7 mA/cm²), 24-A (at 706 W/cm²) normally-on 4H-SiC JFET with 0.068-cm² active area and blocking 1573 voltage capability of 94% of the SiC material limit," IEEE Electron Device Lett., vol. 29, no. 12, pp. 1325-1327, Nov. 2008. 1575
- 1576 [13] V. Veliadis et al., "Reliable operation of SiC JFET subjected to over 2.4 million 1200-V/115-A hard switch stressing events at 150°C," IEEE 1577 Electron Device Lett., vol. 34, no. 3, pp. 384-386, Mar. 2013. 1578
 - [14] [Online]. Available: https://www.cree.com/newsmedia/news/article/cree-launches-industry-s-first-commercial-siliconcarbide-power-MOSFET-destined-to-replace-silicon-devices-in-highvoltage-1200-v-power-electronics
 - [15] V. Veliadis, "Empowering power electronics with PowerAmerica," Compound Semiconductor Magazine, vol. 25, Nov/Dec. 2019 p. 36.
- [16] PowerAmerica Portfolio of Projects. [Online]. 1585 Available AQ:15 1586 http://poweramericainstitute.org/
 - 1587 A. Kumar, S. Parashar, S. Sabri, E. Van Brunt, S. Bhattacharya, [17] and V. Veliadis, "Ruggedness of 6.5 kV, 30 a SiC MOSFETs in 1588 extreme transient conditions," in Proc. IEEE 30th Int. Symp. Power 1589 Semiconductor Devices ICs (ISPSD), Chicago, IL, USA, May 2018, 1590 pp. 423-426. 1591
 - [18] A. Kumar, A. Ravichandran, S. Singh, S. Shah, and S. Bhattacharya, "An intelligent medium voltage gate driver with enhanced short circuit protection scheme for 10 kV 4H-SiC MOSFETs," in Proc. IEEE Energy Convers. Congr. Expo. (ECCE), Cincinnati, OH, USA, Oct. 2017, pp. 2560-2566.
 - [19] V. Veliadis, "The impact of education in accelerating commercialization of wide-bandgap power electronics," IEEE Power Electron. Mag., vol. 6, no. 2, pp. 62-66, Jun. 2019, doi: 10.1109/MPEL.2019.2910715.
 - [20] H. Amano et al., "The 2018 GaN power electronics roadmap," J. Phys. 1600 D, Appl. Phys., vol. 51, no. 16, 2018, Art. no. 163001. 1601
 - [21] D. Kinzer. 2016 Breaking Speed Limits With GaN Power ICs Keynote 1602 APEC 2016. [Online]. Available: http://www.navitassemi.com/white-1603 1604 papers-articles/
 - [22] Y. Uemoto et al., "Gate injection transistor (GIT)-A normally-off 1605 AlGaN/GaN power transistor using conductivity modulation," IEEE 1606 Trans. Electron Devices, vol. 54, no. 12, pp. 3393-3399, Nov. 2007. 1607
 - [23] H. Okita et al., "Through recess and regrowth gate technology for real-1608 izing process stability of GaN-based gate injection transistors," IEEE 1609 Trans. Electron Devices, vol. 64, no. 3, pp. 1026-1031, Mar. 2017. 1610
 - [24] S. Kaneko et al., "Current-collapse-free operations up to 850 V by GaN-GIT utilizing hole injection from drain," in Proc. IEEE 27th Int. Symp. Power Semiconductor Devices IC's (ISPSD), May 2015, pp. 41-44.
 - 1615 [25] T. Sugiyama et al., "Stable cascode GaN HEMT operation by direct gate drive," in Proc. Int. Symp. Power Semiconductor Devices ICs, 1616 1617 Sep. 2020, pp. 22–25.
 - [26] I.C. Kizilyalli, A. P. Edwards, O. Aktas, T. Prunty, and D. Bour, 1618 1619 "Vertical power p-n diodes based on bulk GaN," IEEE Trans. Electron Devices, vol. 62, no. 2, pp. 414-422, Feb. 2015. 1620
 - R. J. Kaplar et al., "Development of high-voltage vertical GaN PN [27] diodes," in IEDM Tech. Dig., Dec. 2020, pp. 5.1.1-5.1.4. 1622
 - Vertical Gan-Unlocking the Full Potential of Gan, PowerAmerica [28] Webinar, May 2020.
 - [29] D. Ji et al., "Demonstrating >1.4 kV OG-FET performance with a novel double field-plated geometry and the successful scaling of largearea devices," in IEDM Tech. Dig., Dec. 2017, pp. 9.4.1-9.4.4, doi: 10.1109/IEDM.2017.8268359.
 - [30] H. Ohta, K. Hayashi, F. Horikiri, M. Yoshino, T. Nakamura, and T. Mishma, "5.0 kV breakdown-voltage vertical GaN p-n junction diodes," Jpn. J. Appl. Phys., vol. 57, Feb. 2018, Art. no. 04FG09.
 - [31] R. Kaplar et al., "20 kV gallium nitride electromagnetic pulse arrestor for grid reliability," Sandia Nat. Lab., Albuquerque, NM, 1632 1633 USA, Tech. Rep. SAND2019-6902PE, Jun. 2019. [Online]. Available: 1634 1635 https://www.osti.gov/servlets/purl/1645441
 - D. Ji, W. Li, and S. Chowdhury, "A study on the impact of channel 1636 [32] mobility on switching performance of vertical GaN MOSFETs," IEEE Trans. Electron Devices, vol. 65, no. 10, pp. 4271-4275, Oct. 2018. 1638

- [33] J. Y. Tsao et al., "Ultrawide-bandgap semiconductors: Research oppor-1639 tunities and challenges," Adv. Electron. Mater., vol. 4, no. 1, 2018, 1640 Art. no. 1600501. 1641
- [34] R. J. Kaplar et al., "Review-Ultra-wide-bandgap AlGaN power elec-1642 tronic devices," ECS J. Solid State Sci. Technol., vol. 6, no. 2, p. Q3061, 1643 2017. 1644
- [35] S. J. Pearton et al., "A review of Ga2O3 materials, processing, and 1645 devices," Appl. Phys. Rev., vol. 5, Jan. 2018, Art. no. 011301. 1646
- [36] M. Higashiwaki and G. H. Jessen, "The dawn of gallium oxide micro-1647 electronics," Appl. Phys. Lett., vol. 112, Feb. 2018, Art. no. 060401. 1648

1655

1657 AQ:17

1660

1661

1686

1687

1688

- [Online]. Available: https://ultracenter.asu.edu/ [37]
- [38] J. L. Hudgins, G. S. Simin, E. Santi, and M. A. Khan, "An assess-1650 ment of wide bandgap semiconductors for power devices," IEEE 1651 Trans. Power Electron., vol. 18, no. 3, pp. 907-914, May 2003, doi: 1652 10.1109/TPEL.2003.810840. 1653
- [39] R. J. Kaplar, O. Slobodyan, J. D. Flicker, and M. A. Hollis, "A new 1654 analysis of the dependence of critical electric field on semiconductor bandgap," in Proc. ECS Meeting Abstr., 2019, doi: 10.1149/MA2019-1656 02/31/1334
- [40] B. J. Baliga, Fundamentals of Power Semiconductor Devices. Springer, 1658 2008.1659 AQ:18
- [Online]. Available: https://asia.nikkei.com/Business/Biotechnology/ [41] Minimal-fab-tech-promises-faster-cheaper-chip-production
- [42] Y.-H. Liang and E. Towe, "Progress in efficient doping of high 1662 aluminum-containing group III-nitrides," Appl. Phys. Rev., vol. 5, no. 1, 1663 Mar. 2018, Art. no. 011107. 1664
- [43] B. A. Klein et al., "Planar ohmic contacts to Al_{0.45}Ga_{0.55}N/Al_{0.3}Ga_{0.7}N 1665 high electron mobility transistors," ECS J. Solid State Sci. Technol., 1666 vol. 6, no. 11, p. S3067, 2017. 1667
- [44] P. H. Carey et al., "Operation up to 500 °C of 1668 Al_{0.85}Ga_{0.15}N/Al_{0.7}Ga_{0.3}N high electron mobility transistors," IEEE 1669 J. Electron Devices Soc., vol. 7, pp. 444-452, 2019, doi: 10.1109/ 1670 JEDS.2019.2907306. 1671
- M. Dutta, F. A. M. Koeck, R. Hathwar, S. M. Goodnick, [45] 1672 R. J. Nemanich, and S. Chowdhury, "Demonstration of diamond-based 1673 Schottky p-i-n diode with blocking voltage > 500 V," in IEEE 1674 Electron Device Lett., vol. 37, no. 9, pp. 1170-1173, Sep. 2016, doi: 1675 10.1109/LED.2016.2592500. 1676
- [46] M. Dutta, F. A. M. Koeck, W. Li, R. J. Nemanich, and S. Chowdhury, 1677 "High voltage diodes in diamond using (100)- and (111)-substrates." 1678 IEEE Electron Device Lett., vol. 38, no. 5, pp. 600-603, May 2017, 1679 doi: 10.1109/LED.2017.2681058. 1680
- [47] M. Malakoutian, M. Benipal, F. A. Koeck, R. J. Nemanich, 1681 and S. Chowdhury, "Schottky barrier height analysis of dia-1682 mond SPIND using high temperature operation up to 873 K," 1683 IEEE J. Electron Devices Soc., vol. 8, pp. 614-618, 2020, doi: 1684 10.1109/JEDS.2020.2999269. 1685
- [48] J. S. Sullivan, "High power operation of a nitrogen doped, vanadium compensated, 6H-SiC extrinsic photoconductive switch," Appl. Phys. Lett., vol. 104, no. 17, Apr. 2014, Art. no. 172106.
- [49] D. Mauch, W. Sullivan, A. Bullick, A. Neuber, and J. Dickens, 1689 "High power lateral silicon carbide photoconductive semiconduc-1690 tor switches and investigation of degradation mechanisms," IEEE 1691 Trans. Plasma Sci., vol. 43, no. 6, pp. 2021-2031, Jun. 2015, doi: 1692 10.1109/TPS.2015.2424154. 1693
- [50] C. Hettler, W. W. Sullivan, J. Dickens, and A. Neuber, "Perfor-1694 mance and optimization of a 50 kV silicon carbide photoconduc-1695 tive semiconductor switch for pulsed power applications," in Proc. 1696 IEEE Int. Power Modulator High Voltage Conf. (IPMHVC), San 1697 Diego, CA, USA, Jun. 2012, pp. 70-72, doi: 10.1109/IPMHVC. 1698 2012.6518682 1699
- [51] M. D. Pocha and R. L. Druce, "35-kV GaAs subnanosecond photo-1700 conductive switches," IEEE Trans. Electron Devices, vol. 37, no. 12, 1701 pp. 2486-2492, Dec. 1990. 1702
- [52] W. Shia, L. Tian, Z. Liu, L. Zhang, and Z. Zhang, "30 kV and 3 kA 1703 semi-insulating GaAs photoconductive semiconductor switch," Appl. 1704 Phys. Lett., vol. 92, no. 4, 2008, Art. no. 043511. 1705
- [53] J. H. Leach, R. Metzger, E. A. Preble, and K. R. Evans, "High 1706 voltage bulk GaN-based photoconductive switches for pulsed power 1707 applications," Proc. SPIE, vol. 8625, Mar. 2013, Art. no. 86251Z, doi: 1708 10.1117/12.2005548. 1709
- [54] W. Shi, S. Wang, C. Ma, and M. Xu, "Generation of an ultra-short 1710 electrical pulse with width shorter than the excitation laser," Sci. 1711 Rep., vol. 6, no. 1, Jun. 2016, Art. no. 27577, doi: 10.1038/ 1712 srep27577. 1713

1572

1574

1579

1580

1581

1583

1584

1592

1593

1594

1595

1596

1597

1598

1599

1611

1612

1613

1614

1621

1623

1625

1626

1627

1628

1629

1630

1631

1637

AO:16 1624

AO:14 1582

- [55] A. R. Chowdhury, S. Nikishin, J. Dickens, A. Neuber, R. P. Joshi, 1714 1715 and R. Ness, "Numerical studies into the parameter space conducive 1716 to 'lock-on' in a GaN photoconductive switch for high power applications," IEEE Trans. Dielectr. Electr. Insul., vol. 26, no. 2, pp. 469-475, 1717 1718 Apr. 2019, doi: 10.1109/TDEI.2018.007805.
- [56] A. R. Chowdhury, S. Nikishin, J. C. Dickens, and A. A. Neuber, 1719 "Numerical studies into the parameter space conducive to 'lock-on' 1720 1721 in a GaN photoconductive switch for high power applications," IEEE 1722 Trans. Dielectr. Electr. Insul., vol. 26, no. 2, pp. 469-475, Mar. 2019.
- H. Nie et al., "1.5-kV and 2.2-m Ω -cm² vertical GaN transistors on 1723 [57] bulk-GaN substrates," IEEE Electron Device Lett., vol. 35, no. 9, 1724 pp. 939-941, Sep. 2014. 1725
- [58] T. Oka, Y. Ueno, T. Ina, and K. Hasegawa, "Vertical GaN-based trench 1726 metal oxide semiconductor field-effect transistors on a free-standing 1727 GaN substrate with blocking voltage of 1.6 kV," Appl. Phys. Exp., 1728 vol. 7, no. 2, Feb. 2014, Art. no. 021002. 1729
- [59] J. Flicker and R. Kaplar, "Design optimization of GaN vertical 1730 power diodes and comparison to Si and SiC," in Proc. IEEE Work-1731 shop Wide Bandgap Power Devices Appl. (WiPDA), Oct./Nov. 2017, 1732 1733 pp. 31-38.
- [60] T. Oka, "Recent development of vertical GaN power devices," Jpn. J. 1734 1735 Appl. Phys., vol. 58, no. SB, Apr. 2019, Art. no. SB0805.
- [61] O. S. F. Zucker, P. K. L. Yu, and Y.-M. Sheu, "GaN switches in pulsed 1736 power: A comparative study," IEEE Trans. Plasma Sci., vol. 42, no. 5, 1737 pp. 1295-1303, May 2014. 1738
- [62] O. Imafuji, B. P. Singh, Y. Hirose, Y. Fukushima, and S. Takigawa, 1739 "High power subterahertz electromagnetic wave radiation from GaN 1740 1741 photoconductive switch," Appl. Phys. Lett., vol. 91, no. 7, Aug. 2007, 1742 Art. no. 071112.
- [63] J. S. Sullivan and J. R. Stanley, "Wide bandgap extrinsic photoconduc-1743 1744 tive switches," IEEE Trans. Plasma Sci., vol. 36, no. 5, pp. 2528-2532, 1745 Oct. 2008.
- [64] S. Gyawali, C. M. Fessler, W. C. Nunnally, and N. E. Islam, "Compar-1746 ative study of compensated wide band gap photo conductive switch 1747 1748 material for extrinsic mode operations," in Proc. IEEE Int. Power Modulators High-Voltage Conf., Las Vegas, NV, USA, May 2008, 1749 pp. 5-8, doi: 10.1109/IPMC.2008.4743562. 1750
- [65] D. Mauch et al., "Evaluation of GaN: Fe as a high voltage photo-1751 conductive semiconductor switch for pulsed power applications," in 1752 Proc. IEEE Pulsed Power Conf. (PPC), May 2015, pp. 1-4, doi: 1753 1754 10.1109/PPC.2015.7296989.
- [66] A. D. Koehler et al., "High voltage GaN lateral photoconductive 1755 semiconductor switches," ECS J. Solid State Sci. Technol., vol. 6, no. 11, pp. \$3099-\$3102, 2017.

1757

- V. Meyers et al., "Toward the development of an efficient 1758 [67] bulk semi-insulating GaN photoconductive switch," in Proc. IEEE 1759 21st Int. Conf. Pulsed Power (PPC), Jun. 2017, pp. 1-4, doi: 1760 10.1109/PPC.2017.8291269. 1761
- Y. Chen, H. Lu, D. Chen, F. Ren, R. Zhang, and Y. Zheng, 1762 [68] "High-voltage photoconductive semiconductor switches fabricated on 1763 semi-insulating HVPE GaN:Fe template," Phys. Status Solidi C, 1764 vol. 13, nos. 5-6, pp. 374-377, May 2016. 1765
- F. J. Zutavern et al., "Photoconductive semiconductor switch experi-1766 [69] ments for pulsed power applications," IEEE Trans. Electron Devices, 1767 vol. 37, no. 12, pp. 2472-2477, Dec. 1990. 1768
- [70] F. J. Zutavern et al., "High gain GaAs photoconductive semiconductor 1769 1770 switches (PCSS): Device lifetime, high current testing, optical pulse generators," Proc. SPIE, vol. 2343, pp. 146-154, Jan. 1995. 1771
- [71] E. A. Hirsch et al., "High-gain persistent nonlinear conductivity in 1772 high-voltage gallium nitride photoconductive switches," in Proc. IEEE 1773 1774 Int. Power Modulator High Voltage Conf. (IPMHVC), Jun. 2018, pp. 45-50. 1775
- A. Mar et al., "Advanced high-longevity GaAs photoconductive 1776 [72] semiconductor switches," presented at the 17th Annu. Directed 1777 1778 Energy Symp., Anaheim, CA, USA, Mar. 2015. [Online]. Available: https://www.osti.gov/servlets/purl/1252923 1779
- [73] X. Wang, S. K. Mazumder, and W. Shi, "A GaN-based insulated-gate 1780 photoconductive semiconductor switch for ultrashort high-power elec-1781 tric pulses," IEEE Electron Device Lett., vol. 36, no. 5, pp. 493-495, 1782 May 2015. 1783
- [74] [Online]. Available: https://arpa-e.energy.gov/technologies/programs/ 1784 1785 breakers
- S. K. Mazumder, "An overview of photonic power electronic devices," 1786 [75] 1787 IEEE Trans. Power Electron., vol. 31, no. 9, pp. 6562-6574, Sep. 2016.

- [76] A. Rosen, P. J. Stabile, A. M. Gombar, W. M. Janton, A. Bahasadri, 1788 and P. Herczfeld, "100 kW DC biased, all semiconductor switch using 1789 Si P-I-N diodes and AlGaAs 2-D laser arrays," IEEE Photon. Technol. 1790 Lett., vol. 1, no. 6, pp. 132-134, Jun. 1989, doi: 10.1109/68.36012. 1791
- [77] S. L. Rumyantsev, M. E. Levinshtein, M. S. Shur, L. Cheng, 1792 A. K. Agarwal, and J. W. Palmour, "High current (1300 A) optical 1793 triggering of a 12 kV 4H-SiC thyristor," Semicond. Sci. Technol., 1794 vol. 28, no. 4, Apr. 2013, Art. no. 045016. 1795
- S. K. Mazumder, "Photonically activated single bias fast switching [78] 1796 integrated thyristor," USPTO Patent 8796728 B2, Aug. 5, 2014. 1797
- A. Meyer, A. Mojab, and S. K. Mazumder, "Evaluation of first 10-[79] 1798 kV optical ETO thyristor operating without any low-voltage con-1799 trol bias," in Proc. 4th IEEE Int. Symp. Power Electron. Distrib. 1800 Gener. Syst. (PEDG), Jul. 2013, pp. 1-5, doi: 10.1109/PEDG.2013. 1801 6785592 1802
- [80] A. Mojab and S. K. Mazumder, "First 15-kV single-bias all-optical SiC ETO thyristor," in Proc. IEEE Energy Convers. Conf. Expo., 2014.
- [81] A. Mojab and S. K. Mazumder, "Active optical modulation series-connected emitter turn-off thyristors," IEEE for Trans. 1806 Ind. Electron., vol. 66, no. 7, pp. 5576-5580, Jul. 2019, doi: 1807 10.1109/TIE.2018.2854592. 1808
- [82] A. Mojab and S. K. Mazumder, "Design and characterization of 1809 high-current optical Darlington transistor for pulsed-power applica-1810 tions," IEEE Trans. Electron Devices, vol. 64, no. 3, pp. 769-778, 1811 Mar. 2017. 1812
- [83] S. K. Mazumder and T. Sarkar, "Optically activated gate control for 1813 power electronics," IEEE Trans. Power Electron., vol. 26, no. 10, 1814 pp. 2863-2886, Oct. 2011. 1815
- [84] N. Shrestha, S. K. Mazumder, and L. Voss, "Electrical properties of 1816 optically triggered SiC JFET for power electronic application," in Proc. 1817 IEEE 12th Int. Symp. Power Electron. Distrib. Gener. Syst. (PEDG), 1818 Jun. 2021, pp. 1-6, doi: 10.1109/PEDG51384.2021.9494204. 1819
- [85] [Online]. Available: https://www.infineon.com/dgdl/Infineon-1820 FF300R17ME4-DS-v02_04en_de.pdf 1821
- [86] [Online]. Available: https://www.infineon.com/cms/en/product/power/ 1822 igbt/igbt-modules/ 1823
- [Online]. Available: https://www.infineon.com/cms/en/product/power/ [87] 1824 igbt/igbt-modules/xhp/ 1825
- [Online]. Available: https://www.infineon.com/cms/en/product/power/ [88] 1826 igbt/igbt-modules/ihm-b_ihv-b/ 1827
- [Online]. Available: https://search.abb.com/library/Download.aspx? [89] 1828 DocumentID=5SYA%201456&LanguageCode=en&DocumentPartId 1829 =&Action=Launch 1830
- [90] [Online]. Available: https://search.abb.com/library/Download.aspx? 1831 DocumentID=5SYA%201435-01&LanguageCode=en&DocumentPartId 1832 =&Action=Launch 1833
- [91] [Online]. Available: https://www.wolfspeed.com/downloads/dl/file/id/ 1834 1679/product/0/cas480m12hm3.pdf 1835
- Available: https://www.rohm.com/products/sic-power-[92] [Online]. 1836 devices/sic-power-module/bsm250d17p2e004-product 1837
- [Online]. Available: https://www.wolfspeed.com/downloads/dl/file/id/ [93] 1838 1652/product/0/wab300m12bm3.pdf 1839
- [Online]. Available: https://www.wolfspeed.com/downloads/dl/file/id/ [94] 1840 1563/product/0/cab400m12xm3.pdf 1841
- [95] B. Passmore et al., "A 650 V/150 A enhancement mode GaN-based 1842 half-bridge power module for high frequency power conversion sys-1843 tems," in Proc. IEEE Energy Convers. Congr. Expo. (ECCE), Montreal, 1844 QC, Canada, Sep. 2015, pp. 4520-4524. 1845
- [96] A. I. Emon, Mustafeez-ul-Hassan, A. B. Mirza, J. Kaplun, S. S. Vala, 1846 and F. Luo, "A review of high speed GaN power modules: State 1847 of the art, challenges, and solutions," IEEE J. Emerg. Sel. Topics 1848 Power Electron., early access, Dec. 26, 2022, doi: 10.1109/JESTPE. 1849 2022.3232265. 1850
- [97] C. Chen, F. Luo, and Y. Kang, "A review of SiC power module 1851 packaging: Layout, material system and integration," CPSS Trans. 1852 Power Electron. Appl., vol. 2, no. 3, pp. 170-186, Sep. 2017, doi: 1853 10.24295/CPSSTPEA.2017.00017. 1854
- R. Wang, Z. Chen, D. Boroyevich, L. Jiang, Y. Yao, and R. Kaushik, "A novel hybrid packaging structure for high-temperature [98] 1855 1856 SiC power modules," in Proc. IEEE Energy Convers. Congr. Expo., 1857 Phoenix, AZ, USA, Sep. 2011, pp. 333-338, doi: 10.1109/ECCE. 1858 2011.6063788. 1859
- Z. Chen, "Electrical integration of SiC power devices for high-power-1860 [99] density applications," Ph.D. thesis, Virginia Tech, 2013.

1803

1861 AQ:20

- [100] C. Chen, Y. Chen, Y. Tan, J. Fang, F. Luo, and Y. Kang, "On the practical design of a high power density SiC single-phase uninterrupted power supply system," *IEEE Trans. Ind. Informat.*, vol. 13, no. 5, pp. 2704–2716, Oct. 2017, doi: 10.1109/TII.2017.2677465.
- [101] K. Weidner, M. Kaspar, and N. Seliger, "Planar interconnect technology for power module system integration," in *Proc. 7th Int. Conf. Integr. Power Electron. Syst. (CIPS)*, Nuremberg, Germany, Mar. 2012, pp. 1–2.
- [102] T. Stockmeier, P. Beckedahl, C. Gobl, and T. Malzer, "SKiN: Double side sintering technology for new packages," in *Proc. IEEE 23rd Int. Symp. Power Semiconductor Devices ICs*, San Diego, CA, USA, May 2011, pp. 324–327, doi: 10.1109/ISPSD.2011.5890856.
- [103] P. Beckedahl, S. Buetow, A. Maul, M. Roeblitz, and M. Spang, "400 A, 1200 V SiC power module with 1nH commutation inductance," in *Proc. 9th Int. Conf. Integr. Power Electron. Syst. (CIPS)*, Nuremberg, Germany, Mar. 2016, pp. 1–6.
- [104] D. R. M. Woo, H. H. Yuan, J. A. J. Li, L.J. Bum, and Z. Hengyun,
 "Miniaturized double side cooling packaging for high power 3 phase
 SiC inverter module with junction temperature over 220 °C," in *Proc. IEEE 66th Electron. Compon. Technol. Conf. (ECTC)*, May 2016,
 pp. 1190–1196, doi: 10.1109/ECTC.2016.396.
- [105] L. Stevanovic, "Packaging challenges and solutions for silicon carbide power electronics," presented at the ECTC Panel Session, Power Electron. Booming Market, 2012. [Online]. Available: https://www.ectc.net/files/62/3_2_Stevanovic_GE.pdf
- [106] S. Haque et al., "An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures," *IEEE Trans. Adv. Packag.*, vol. 22, no. 2, pp. 136–144, May 1999.
- [107] S. S. Wen, D. Huff, and G.-Q. Lu, "Dimple-array interconnect technique for packaging power semiconductor devices and modules," in *Proc. IEEE 13th Int. Symp. Power Semiconductor Devices IC's*, Jun. 2001, pp. 69–74.
- [108] Y. Xiao, R. Natarajan, T. P. Chow, E. J. Rymaszewski, and R. J. Gutmann, "Flip-chip flex-circuit packaging for 42 V/16 A integrated power electronics module applications," in *Proc. 17th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, vol. 1, Mar. 2002, pp. 2–21.
- [109] Z. Liang, F. C. Lee, G. Q. Lu, and D. Borojevic, "Embedded power—A multilayer integration technology for packaging
 of IPEMs and PEBBs," in *Proc. Int. Workshop Integr. Power Packag. (IWIPP)*, Waltham, MA, USA, 2000, pp. 41–45, doi:
 10.1109/IWIPP.2000.885179.
- [110] F. Luo, Z. Chen, L. Xue, P. Mattavelli, D. Boroyevich, and B. Hughes,
 "Design considerations for GaN HEMT multichip halfbridge module for high-frequency power converters," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Fort Worth, TX, USA, Mar. 2014,
 pp. 537–544, doi: 10.1109/APEC.2014.6803361.
- [111] H. Ke, "3-D prismatic packaging methodologies for wide band gap power electronics modules," Ph.D. dissertation, NCSU, Raleigh, NC, USA, 2017.
- [112] H. Zhang, S. S. Ang, H. A. Mantooth, and S. Krishnamurthy, "A high temperature, double-sided cooling SiC power electronics module," in *Proc. IEEE Energy Convers. Congr. Expo.*, Denver, CO, USA, Sep. 2013, pp. 2877–2883, doi: 10.1109/ECCE.2013.6647075.
- [113] N. Zhu, H. A. Mantooth, D. Xu, M. Chen, and M. D. Glover,
 "A solution to press-pack packaging of SiC MOSFETs," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8224–8234, Oct. 2017, doi:
 10.1109/TIE.2017.2686365.
- [114] Y. Chang et al., "Compact sandwiched press-pack SiC power module with low stray inductance and balanced thermal stress," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2237–2241, Mar. 2020.
- [115] Y. Xu, I. Husain, H. West, W. Yu, and D. Hopkins, "Development of an ultra-high density power chip on bus (PCoB) module," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Milwaukee, WI, USA, Sep. 2016, pp. 1–7, doi: 10.1109/ECCE.2016.7855040.
- [116] A. Matsushita, R. Saito, T. Tokuyama, K. Nakatsu, and T. Kimura,
 "An experimental study on the thermal performance of double-side
 direct-cooling power module structure," in *Proc. Int. Exhibit. Conf. Power Electron., Intell. Motion, Renew. Energy Energy Manage. (PCIM Eur.)*, Nuremberg, Germany, May 2016, pp. 1–5.
- [117] M. Anwar, M. Hayes, A. Tata, M. Teimorzadeh, and T. Achatz, "Power dense and robust traction power inverter for the second-generation Chevrolet volt extended-range EV," *SAE Int. J. Alternative Powertrains*, vol. 4, no. 1, pp. 145–152, Apr. 2015.

- [118] O. Kitazawa, T. Kikuchi, M. Nakashima, Y. Tomita, H. Kosugi, and
 T. Kaneko, "Development of power control unit for compact-class vehicle," SAE Int. J. Alternative Powertrains, vol. 5, no. 2, pp. 278–285, Apr. 2016.
- [119] E. Barbarini. (2018). **STMicroelectronics** Module-SiC 1941 Tesla Model 3 Inverter. [Online]. Available: 1942 https://www.systemplus.fr/wpcontent/uploads/2018/06/SP18413-1943 STM_SiC_Module_Tesla_Model_3_Inverter_sample-2.pdf 1944
- [120] R. Spenke and H. Khalid. (Apr. 2019). Automotive High Capacity 1945
 Power Module. Accessed: Feb. 11, 2020. [Online]. Available: 1946
 https://www.mitsubishichips.eu/wp-content/uploads/2019/11/Bodos Power-Systems_04-19_Mitsubishi-Electric-Semiconductor.pdf
- [121] K. Guth et al., "New assembly and interconnects beyond sintering methods," in *Proc. Int. Exhib. Conf. Power Electron., Intell. Motion*, *Renew. Energy Energy Manage. (PCIM)*, Nuremberg, Germany, 2010. 1951
- [122] L.M. Boteler, V. A. Niemann, D. P. Urciuoli, and S. M. Miner, "Stacked power module with integrated thermal management," in *Proc. IEEE Int. Workshop Integr. Power Packag. (IWIPP)*, Delft, The Netherlands, Apr. 2017, pp. 1–5, doi: 10.1109/IWIPP.2017.7936764.
- [123] X. Zhao, H. Ke, Y. Jiang, A. Morgan, Y. Xu, and D. C. Hopkins, 1956
 "A high performance power module with > 10 kV capability to characterize and test in situ SiC devices at > 200 °C ambient," in 1958
 Proc. Additional Conf., Device Packag., HiTEC, HiTEN, and CICMT, 1959
 May 2016.
- [124] B. Passmore et al., "The next generation of high voltage (10 kV) silicon carbide power modules," in Proc. IEEE 4th Workshop Wide Bandgap Power Devices Appl. (WiPDA), Nov. 2016, pp. 1–4.
 1961
- [125] C. DiMarino et al., "A Wire-bond-less 10 kV SiC MOSFET power module with reduced common-mode noise and electric field," in *Proc. Int. Exhib. Conf. Power Electron., Intell. Motion, Renew. Energy Energy Manage. (PCIM Eur.)*, Nuremberg, Germany, Jun. 2018, pp. 1–7.
- [126] D. N. Dalal et al., "Demonstration of a 10 kV SiC MOSFET based medium voltage power stack," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, New Orleans, LA, USA, Mar. 2020, pp. 2751–2757.
- [127] A. Deshpande, F. Luo, A. Iradukunda, D. Huitink, and L. Boteler, ¹⁹⁷²
 "Stacked DBC cavitied substrate for a 15-kV half-bridge power module," in *Proc. IEEE Int. Workshop Integr. Power Packag. (IWIPP)*, ¹⁹⁷⁴
 Toulouse, France, Apr. 2019, pp. 12–17.
- [128] R. Ren et al., "Characterization and failure analysis of 650-V 1976 enhancement-mode GaN HEMT for cryogenically cooled power electronics," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, 1978 pp. 66–76, Mar. 2020. 1979
- H. Gui et al., "Characterization of 1.2 kV SiC power MOSFETs at cryogenic temperatures," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2018, pp. 7010–7015, doi: 10.1109/ECCE.2018.8557442.
- [130] Z. Zhang et al., "Characterization of high-voltage high-speed switching power semiconductors for high frequency cryogenically-cooled application," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2017, pp. 1964–1969, doi: 10.1109/APEC.2017.7930967.
- [131] J. Colmenares, T. Foulkes, C. Barth, T. Modeert, and 1987 R. C. N. Pilawa-Podgurski, "Experimental characterization of 1988 enhancement mode gallium-nitride power field-effect transistors at 1989 cryogenic temperatures," in Proc. IEEE 4th Workshop Wide Bandgap 1990 Power Devices Appl. (WiPDA), Fayetteville, AR, USA, Nov. 2016, 1991 pp. 129-134, doi: 10.1109/WiPDA.2016.7799923. 1992
- [132] "Using enhancement mode GaN-on-silicon power FETs 1993 (eGaN FETs)," Note AN003, 2017. [Online]. Appl. 1994 https://epc-co.com/epc/Portals/0/epc/documents/product-Available: 1995 training/Using_GaN_r4.pdf
- [133] E. Jung et al., "Chip-in-polymer: Volumetric packaging solution using PCB technology," in *Proc. IEMT*, 2002, pp. 46–49.
- [134] A. Ostmann et al., "Strategies for embedding of active components," in *Proc. IMPACT*, 2006, pp. 1–4.
- [135] [Online]. Available: https://gansystems.com/newsroom/gan-systemsganpx-packaging-process-flow/ 2002
- [136] W. Zhang et al., "A new package of high-voltage cascode gallium nitride device for megahertz operation," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1344–1353, Feb. 2016.
- [137] A. A. Bajwa, Y. Qin, R. Reiner, R. Quay, and J. Wilde, 2006 "Assembly and packaging technologies for high-temperature and high-power GaN devices," *IEEE Trans. Compon., Packag.* 2008 *Manuf. Technol.*, vol. 5, no. 10, pp. 1402–1416, Oct. 2015, doi: 2009 10.1109/TCPMT.2015.2468595. 2010

- 1996 AQ:21
- 1999 2000

1997

- [138] VisIC Technologies. Industry's First 1200 V Half Bridge 2011 GaN Technology. [Online]. Available: 2012 Module Based on 2013 https://www.psma.com/sites/default/files/uploads/tech-forums-2014 semiconductor/presentations/is012-industrys-first-1200v-half-bridge-2015 module-based-gan-technology.pdf
- [139] A. B. Jørgensen, S. Beczkowski, C. Uhrenfeldt, N. H. Petersen, 2016 S. Jørgensen, and S. Munk-Nielsen, "A fast-switching integrated 2017 full-bridge power module based on GaN eHEMT devices," IEEE 2018 Trans. Power Electron., vol. 34, no. 3, pp. 2494-2504, Mar. 2019, doi: 2019 10.1109/TPEL.2018.2845538. 2020
- [140] A. I. Emon, "Design and optimization of multichip GaN mod-2021 ule enabling improved switching performance," M.S. thesis, Univ. 2022 AO:22 2023 Arkansas, Fayetteville, AR, USA, 2020.
 - [141] K. Wang, B. Li, H. Zhu, Z. Yu, L. Wang, and X. Yang, "A double-2024 sided cooling 650 V/30A GaN power module with low parasitic 2025 2026 inductance," in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), New Orleans, LA, USA, Mar. 2020, pp. 2772-2776, doi: 2027 10.1109/APEC39645.2020.9124425. 2028
 - 2029 [142] [Online]. Available: https://navitassemi.com/make-it-easy-with-ganpower-ics/ 2030
 - [143] [Online]. Available: https://epc-co.com/epc/products/gan-fets-and-ics 2031
 - [144] [Online]. Available: https://iganpower.com/ganhemts 2032
 - [145] H. Xu, G. Tang, J. Wei, Z. Zheng, and K. J. Chen, "Monolithic inte-2033 gration of gate driver and protection modules with P-GaN gate power 2034 HEMTs," IEEE Trans. Ind. Electron., vol. 69, no. 7, pp. 6784-6793, 2035 2036 Jul. 2022, doi: 10.1109/TIE.2021.3102387.
 - [146] S. Moench et al., "Monolithic integrated quasi-normally-off gate 2037 2038 driver and 600 V GaN-on-Si HEMT," in Proc. IEEE 3rd Workshop Wide Bandgap Power Devices Appl. (WiPDA), Blacksburg, VA, USA, 2039 Nov. 2015, pp. 92-97, doi: 10.1109/WiPDA.2015.7369264. 2040
 - [147] M. Zhu and E. Matioli, "Monolithic integration of GaN-based NMOS 2041 digital logic gate circuits with E-mode power GaN MOSHEMTs," in 2042 Proc. IEEE 30th Int. Symp. Power Semiconductor Devices ICs (ISPSD), 2043 Chicago, IL, USA, May 2018, pp. 236-239. 2044
 - [148] M. S. Zaman et al., "Integrated SenseHEMT and gate-driver on a 2045 650-V GaN-on-Si platform demonstrated in a bridgeless totem-pole 2046 PFC converter," in Proc. 32nd Int. Symp. Power Semiconductor Devices 2047 ICs (ISPSD), Vienna, Austria, Sep. 2020, pp. 26-29. 2048
 - [149] Y. C. Liang, R. Sun, Y. Yeo, and C. Zhao, "Development of GaN 2049 monolithic integrated circuits for power conversion," in Proc. IEEE 2050 Custom Integr. Circuits Conf. (CICC), Austin, TX, USA, Apr. 2019, 2051 pp. 1–4. 2052
 - [150] G. Tang et al., "Digital integrated circuits on an E-mode GaN 2053 power HEMT platform," IEEE Electron Device Lett., vol. 38, no. 9, 2054 pp. 1282-1285, Sep. 2017. 2055
 - [151] S. Noike, J. Nagao, J. Furuta, and K. Kobayashi, "An asynchronous 2056 buck converter by using a monolithic GaN IC integrated by an 2057 2058 enhancement-mode GaN-on-SOI process," in Proc. IEEE 8th Workshop Wide Bandgap Power Devices Appl. (WiPDA), Redondo Beach, CA, 2059 USA, Nov. 2021, pp. 215-219. 2060
 - [152] I. Rossetto et al., "Field-related failure of GaN-on-Si HEMTs: 2061 Dependence on device geometry and passivation," IEEE Trans. 2062 Electron Devices, vol. 64, no. 1, pp. 73-77, Jan. 2017, doi: 2063 2064 10.1109/TED.2016.2623774.
 - [153] x. Meneghini et al., "Extensive investigation of time-dependent break-2065 2066 down of GaN-HEMTs submitted to OFF-state stress," IEEE Trans. Electron Devices, vol. 62, no. 8, pp. 2549-2554, Aug. 2015, doi: 2067 2068 10.1109/TED.2015.2446032
 - [154] S. G. Khalil, S. Hardikar, S. Sack, E. Persson, M. Imam, and 2069 T. McDonald, "HV GaN reliability and status," in Proc. IEEE 3rd 2070 2071 Workshop Wide Bandgap Power Devices Appl. (WiPDA), Blacksburg, VA, USA, Nov. 2015, pp. 21-23, doi: 10.1109/WiPDA.2015.7369307. 2072
 - [155] E. S. Anolick and G. R. Nelson, "Low-field time-dependent dielectric 2073 2074 integrity," IEEE Trans. Rel., vol. R-29, no. 3, pp. 217-221, Aug. 1980, 2075 doi: 10.1109/TR.1980.5220804.
 - M. Meneghini et al., "Power GaN HEMT degradation: From [156] 2076 time-dependent breakdown to hot-electron effects," in IEDM Tech. Dig., 2077 Dec. 2018, pp. 30.5.1-30.5.4, doi: 10.1109/IEDM.2018.8614605. 2078
 - [157] M. Borga et al., "Evidence of time-dependent vertical breakdown in 2079 GaN-on-Si HEMTs," IEEE Trans. Electron Devices, vol. 64, no. 9, 2080 pp. 3616-3621, Sep. 2017, doi: 10.1109/TED.2017.2726440 2081
 - [158] M. Borga et al., "Impact of substrate resistivity on the vertical leakage, 2082 breakdown, and trapping in GaN-on-Si E-mode HEMTs," IEEE Trans. 2083 2084 Electron Devices, vol. 65, no. 7, pp. 2765-2770, Jul. 2018, doi: 10.1109/TED.2018.2830107. 2085

- [159] P. Moens et al., "Impact of buffer leakage on intrinsic reliability 2086 of 650 V AlGaN/GaN HEMTs," in IEDM Tech. Dig., Dec. 2015, 2087 pp. 35.2.1-35.2.4, doi: 10.1109/IEDM.2015.7409831. 2088
- [160] D. Cornigli et al., "Numerical investigation of the lateral and vertical 2089 leakage currents and breakdown regimes in GaN-on-silicon vertical 2090 structures," in IEDM Tech. Dig., Dec. 2015, pp. 5.3.1-5.3.4, doi: 2091 10.1109/IEDM.2015.7409633. 2092
- [161] X. Li et al., "Investigation on carrier transport through AlN nucle-2093 ation layer from differently doped Si(111) substrates," IEEE Trans. 2094 Electron Devices, vol. 65, no. 5, pp. 1721-1727, May 2018, doi: 2095 10.1109/TED.2018.2810886. 2096
- [162] P. Moens et al., "Impact of buffer leakage on intrinsic reliability 2097 of 650 V AlGaN/GaN HEMTs," in IEDM Tech. Dig., Dec. 2015, 2098 pp. 903-906. 2099
- [163] L. Sayadi et al., "The role of silicon substrate on the leakage current 2100 through GaN-on-Si epitaxial layers," IEEE Trans. Electron Devices, 2101 vol. 65, no. 1, pp. 51-58, Jan. 2018, doi: 10.1109/TED.2017.2773670. 2102
- [164] L. Heuken et al., "Analysis of an AlGaN/AlN super-lattice buffer con-2103 cept for 650-V low-dispersion and high-reliability GaN HEMTs," IEEE 2104 Trans. Electron Devices, vol. 67, no. 3, pp. 1113-1119, Mar. 2020, doi: 2105 10.1109/TED.2020.2968757. 2106
- [165] A. Tajalli et al., "High breakdown voltage and low buffer trap-2107 ping in superlattice GaN-on-silicon heterostructures for high voltage applications," Materials, vol. 13, no. 19, p. 4271, Sep. 2020, doi: 10.3390/MA13194271. 2110
- [166] M. Borga et al., "Impact of the substrate and buffer design on the performance of GaN on Si power HEMTs," 2112 Microelectron. Rel., vols. 88-90, pp. 584-588, Sep. 2018, doi: 2113 10.1016/i.microrel.2018.06.036 2114
- [167] S. R. Bahl, D. Ruiz, and D. S. Lee, "Product-level reliability of GaN 2115 devices," in Proc. IEEE Int. Rel. Phys. Symp. (IRPS), Apr. 2016, 2116 pp. 4A-3-1-4A-3-6, doi: 10.1109/IRPS.2016.7574528. 2117
- I. Rossetto et al., "Evidence of hot-electron effects during hard switch-[168] 2118 ing of AlGaN/GaN HEMTs," IEEE Trans. Electron Devices, vol. 64, 2119 no. 9, pp. 3734-3739, Sep. 2017. 2120
- [169] N. Modolo et al., "A novel on-wafer approach to test the stability of 2121 GaN-based devices in hard switching conditions: Study of hot-electron 2122 effects," Microelectron. Rel., vol. 114, Nov. 2020, Art. no. 113830. 2123
- [170] A. Ikoshi et al., "Lifetime evaluation for hybrid-drain-embedded 2124 gate injection transistor (HD-GIT) under practical switching oper-2125 ations," in Proc. IEEE Int. Rel. Phys. Symp. (IRPS), Mar. 2018, 2126 pp. 4E.2-1-4E.2-7. 2127
- [171] S. R. Bahl, F. Baltazar, and Y. Xie, "A generalized approach 2128 to determine the switching lifetime of a GaN FET," in Proc. 2129 IEEE Int. Rel. Phys. Symp. (IRPS), Apr. 2020, pp. 1-6, doi: 2130 10.1109/IRPS45951.2020.9129631. 2131
- [172] D. Gandhi, "Systematic approach to GaN power IC reliability," 2132 presented at the IEEE Appl. Power Electron. Conf. Expo. 2133 2019. (APEC). [Online]. Available: https://www.psma. 2134 com/sites/default/files/IS11.4%20Systematic%20Approach%20to% 2135 20GaN%20Power%20IC%20Reliability.pdf 2136
- [173] S. R. Bahl and P. Brohlin, "A new approach to validate GaN 2137 FET reliability to power-line surges under use-conditions," in Proc. 2138 IEEE Int. Rel. Phys. Symp. (IRPS), Mar. 2019, pp. 1-4, doi: 2139 10.1109/IRPS.2019.8720479. 2140
- [174] K. Varadarajan, S. Singamaneni, and S. Kappala, "Surge-robust 2141 flyback power supplies with GaN," in Proc. IEEE Appl. Power 2142 Electron. Conf. Expo. (APEC), Mar. 2020, pp. 2584-2587, doi: 2143 10.1109/APEC39645.2020.9124571. 2144
- [175] [Online]. Available: http://www.infineon.com/cms/media/eLearning/PSS/ 2145 ID1394_Understanding_using_new_CoolGaN_transient_voltage_ 2146 ratings_public/story.html 2147
- [176] B. Asllani, H. Morel, D. Planson, A. Fayyaz, and A. Castellazzi, "SiC 2148 power MOSFETs threshold-voltage hysteresis and its impact on short 2149 circuit operation," in Proc. IEEE Int. Conf. Electr. Syst. Aircr., Railway, 2150 Ship Propuls. Road Vehicles Int. Transp. Electrific. Conf. (ESARS-2151 ITEC), Nottingham, U.K., Nov. 2018, pp. 1-7, doi: 10.1109/ESARS-2152 ITEC.2018.8607547. 2153
- [177] T. Aichinger, G. Rescher, and G. Pobegen, "Threshold voltage pecu-2154 liarities and bias temperature instabilities of SiC MOSFETs," Micro-2155 electron. Rel., vol. 80, pp. 68-78, Jan. 2018. 2156
- [178] M. Sievers, B. Findenig, M. Glavanovics, T. Aichinger, and 2157 B. Deutschmann, "Monitoring of parameter stability of SiC MOSFETs 2158 in real application tests," Microelectron. Rel., vol. 114, Nov. 2020, 2159 Art. no. 113731. 2160

- [179] Infineon Appl. Note 2018-09 [Online]. Available: 2161 AQ:23 2162 http://www.infineon.com
 - [180] Infineon SiC Rel. Whitepaper 08-2020. [Online]. Available: 2163 http://www.infineon.com 2164
 - [181] H. Jiang, X. Zhong, G. Qiu, L. Tang, X. Qi, and L. Ran, "Dynamic 2165 gate stress induced threshold voltage drift of silicon carbide MOSFET,' 2166 IEEE Electron Device Lett., vol. 41, no. 9, pp. 1284-1287, Sep. 2020, 2167 doi: 10.1109/LED.2020.3007626. 2168
 - P. Salmen, M. W. Feil, K. Waschneck, H. Reisinger, G. Rescher, and 2169 [182] T. Aichinger, "A new test procedure to realistically estimate end-of-life 2170 electrical parameter stability of SiC MOSFETs in switching operation," 2171 in Proc. IEEE Int. Rel. Phys. Symp. (IRPS), Monterey, CA, USA, 2172 Mar. 2021, pp. 1-7, doi: 10.1109/IRPS46558.2021.9405207 2173
 - [183] H. Jiang, X. Zhong, G. Qiu, L. Tang, X. Qi, and L. Ran, "Dynamic 2174 gate stress induced threshold voltage drift of silicon carbide MOSFET," 2175 2176 IEEE Electron Device Lett., vol. 41, no. 9, pp. 1284-1287, Sep. 2020.
 - [184] D. Scholten, J. Baringhaus, S. Noll, and D. Krebs, "Hypothesis to 2177 explain dynamic bipolar gate stress," in Proc. ICSCRM, 2022. 2178
 - [185] T. Aichinger, M. W. Feil, and P. Salmen, "Assessing, controlling 2179 and understanding parameter variations of SiC power MOSFETs in 2180 switching operation," in Proc. ICSCRM, 2022. 2181
 - [186] M. W. Feil et al., "On the frequency dependence of the gate switching 2182 instability in silicon carbide MOSFETs," in Proc. ICSCRM, 2022. 2183



Adam Conway received the B.S. degree from 2219 AO:25 Northwestern University, Evanston, IL, USA, and 2220 the M.S. and Ph.D. degrees from the University of 2221 California at San Diego, La Jolla, CA, USA. 2222 He is currently the Associate Director for High 2223 Power Microwave Technology of Raytheon Technologies, USA. His current research interests include semiconductor device physics, wide bandgap semiconductors, high-power electronics, novel materials, and device structures for semiconductor radiation 2228 detectors. 2229

2224 AQ:26 2225 2226 2227

cal and computer engineering from the University of California at San Diego, La Jolla, CA, USA,

David Hall received the Ph.D. degree in electri-

AQ:27

2230

2231

2232 in 2017. 2233 He was a Post-Doctoral Staff Researcher with 2234 the Lawrence Livermore National Laboratory, Liv-2235 ermore, CA, USA, from 2017 to 2020. 2236



Robert J. Kaplar (Senior Member, IEEE) received 2237 the B.S. degree in physics from Case Western 2238 Reserve University, Cleveland, OH, USA, and the 2239 M.S. and Ph.D. degrees in electrical engineering 2240 from The Ohio State University, Columbus, OH, 2241 USA. 2242

He is currently the Manager of the Semiconduc-2243 tor Material and Device Sciences Department, San-2244 dia National Laboratories, Albuquerque, NM, USA. 2245 He is a coauthor on over 70 journal articles and 2246 200 conference presentations. He holds five patents. 2247

His research has focused primarily on various aspects of wide and ultrawide 2248 bandgap semiconductors, including optoelectronics, reliability physics, and 2249 power electronics. 2250



Karen M. Dowling (Member, IEEE) received the B.Sc. degree in electrical engineering from the California Institute of Technology (Caltech), Pasadena, CA, USA, in 2013, and the M.Sc. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, USA, in 2015 and 2019, respectively.

Up until 2022, she was a Post-Doctoral Research Scholar with the Lawrence Livermore National Laboratory, Livermore, CA, USA. She is currently a Professor with the Department of Microelectronics, Faculty of Electrical Engineering, Math and Computer

Science, Delft University of Technology (TU Delft), Delft, The Netherlands. 2216 2217 Her research focuses on wide bandgap semiconductor devices for sensing and 2218 power applications.



Gregory W. Pickrell (Senior Member, IEEE) 2251 received the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Illinois at Urbana-Champaign, Urbana, IL, USA, in 2000 and 2002, respectively.

After working in the commercial semiconductor 2256 industry, he joined the Sandia National Laboratories 2257 (SNL), Albuquerque, NM, USA, in 2016, to work 2258 on multiple types of semiconductor devices. He is 2259 currently a Distinguished Member of the Technical 2260 Staff, SNL, working on the development and matu-2261

ration of gallium nitride (GaN)-based power electronic devices, GaAs-based 2262 optoelectronic devices, and heterogeneously integrated microsystems. 2263

AO:24 2185 2186 2187 2188 2189 2190 2191 2192 2193

2184

2199

2200

2201

2202

2203

2204

2213

2214

2215

Sudip K. Mazumder (Fellow, IEEE) received the Ph.D. degree from Virginia Tech, Blacksburg, VA, USA, in 2001

He is currently a Professor with the Department of Electrical and Computer Engineering, University of Illinois Chicago, Chicago, IL, USA. He has been serving as the President of NextWatt LLC since 2008

Dr. Mazumder is a fellow of the American Association for the Advancement of Science (AAAS) and the Asia-Pacific Artificial Intelligence Association

2194 (AAIA). He is a Member at Large of the IEEE Power Electronics Society 2195 (PELS). He was an IEEE PELS Distinguished Lecturer and the Chair of the 2196 IEEE PELS Technical Committee on Sustainable Energy Systems. He is an 2197 Editor at Large of IEEE TRANSACTIONS ON POWER ELECTRONICS. 2198



Lars F. Voss received the Ph.D. degree from the University of Florida, Gainesville, FL, USA, in 2008.

He is currently a Group Leader and an Associate Program Leader with the Lawrence Livermore National Laboratory, Livermore, CA, USA.

AO:28 2264 2265

2266

2267

2268

2271

2273

2274



Jack Flicker (Senior Member, IEEE) received the B.S. degree in physics and chemistry from Penn State University, State College, PA, USA, and the Ph.D. degree in materials science and engineering from Georgia Tech, Atlanta, GA, USA, in 2011.

He joined the Sandia National Laboratories, Albuquerque, NM, USA, as a Post-Doctoral Appointee, focusing on power semiconductor reliability in photovoltaic applications. He is currently a Principal Member of the Technical Staff, Sandia National Laboratories. The nature of his work spans multiple

2275 TRL levels and incorporates everything from basic analysis to optimization and simulation to experiment and field deployment. His research interests 2276 include all aspects of power electronics and power conversion systems that 2277 2278 enable improvements in power system operation, from the incorporation of new materials and devices in power conversion systems to utilizing new 2279 topologies and controls at the system level and touching all areas of the 2280 2281 power electronics value chain ranging from usage of new devices (wide and ultrawide bandgap semiconductors) to new topologies, and controls to the 2282 2283 evaluation of system-level behavior.



Victor Veliadis (Fellow, IEEE) received the Ph.D. 2318 degree in electrical engineering from Johns Hopkins 2319 University, Baltimore, MD, USA, in 1995. 2320

Prior to entering academia and taking an execu-2321 tive position at PowerAmerica, Raleigh, NC, USA, 2322 in 2016, he spent 21 years in the semiconductor 2323 industry where his work included the design, fab-2324 rication, and testing of SiC devices, gallium nitride 2325 (GaN) devices for military radar amplifiers, and 2326 financial and operations management of a commer-2327 cial semiconductor fab. He is currently the Executive 2328

Director and the CTO of PowerAmerica, a member-driven manufactur-2329 ing consortium of industry, universities, and national labs accelerating the 2330 commercialization of energy-efficient SiC and GaN power semiconductor 2331 technologies. At PowerAmerica, he has managed a budget of \$150 million 2332 that he strategically allocated to over 200 industrial and university projects to 2333 catalyze SiC/GaN semiconductor and power electronics manufacturing, work-2334 force development, and job creation. His PowerAmerica educational activities 2335 have trained 420 full-time students in collaborative industry/university wide 2336 bandgap (WBG) projects and engaged over 4600 attendees in tutorials, short 2337 courses, and webinars. He is currently a Professor of electrical and computer 2338 engineering (ECE) with North Carolina State University (NCSU), Raleigh, 2339 He has 27 issued U.S. patents, six book chapters, and over 150 peer-reviewed 2340 publications to his credit. 2341 2342

Dr. Veliadis is an EDS Distinguished Lecturer.

2284



Andrew T. Binder received the B.S. degree from the University of Arkansas, Fayetteville, AR, USA, in 2013, and the Ph.D. degree from the University of Central Florida, Orlando, FL, USA, in 2019.

He is currently a Senior Member of Technical Staff, Sandia National Laboratories, Albuquerque, NM, USA. At Sandia, he leads a multidisciplinary team developing vertical gallium nitride (vGaN) junction barrier Schottky (JBS) and MOS-FET devices and SiC BiDFETs. Under his leadership, this team has successfully demonstrated a new

process for vGaN trench MOSFETs at Sandia, an accomplishment that was selected to be featured in the 2021 U.S. DRIVE Highlight by the DOE. In addition to microfabrication, his research background includes a focus on the physics and modeling of breakdown for wide bandgap power devices. His 2299 research is focused on the development of vGaN power devices.



Fang Luo (Senior Member, IEEE) was an Assistant 2343 Professor with the Electrical Engineering Depart-2344 ment, University of Arkansas, Fayetteville, AR, 2345 USA, from 2017 to 2020, and a Research Assistant 2346 Professor with The Ohio State University, Columbus, 2347 OH, USA, from 2014 to 2017. He is currently 2348 an Empire Innovation Associate Professor and the 2349 Director of Spellman High Voltage Power Elec-2350 tronics Laboratory, Stony Brook University, Stony 2351 Brook, NY, USA. He holds two U.S. patents and has 2352 authored/coauthored more than 50 journal articles, 2353

100 peer-reviewed conference papers, and one book. His research interests 2354 include high-power-density converter design, high-density electromagnetic 2355 interference (EMI) filter design and integration, and power module packag-2356 ing/integration for wide bandgap devices. 2357

Dr. Luo was a recipient of the NSF CAREER Award. He is an Associate 2358 Editor of IEEE TRANSACTIONS ON POWER ELECTRONICS and International 2359 Transactions. 2360

2314

2316

2317

2300



Srabanti Chowdhury (Senior Member, IEEE) is currently the Willard and Inez Kerr Bell Faculty Scholar Associate Professor of electrical engineering (EE) with Stanford University, Stanford, CA, USA, and of materials science and engineering (by courtesy). She is also a Senior Fellow with the Precourt Institute of Energy, Stanford University. Her research focuses on wide bandgap (WBG) and ultrawide bandgap (UWBG) materials and device engineering for energy-efficient and compact system architecture for power electronics and RF applications.

Dr. Chowdhury serves on three IEEE conference committees that include the Technical Program Committee of the IEEE VLSI Symposium, IEEE IRPS, and the Executive Committee of the IEEE International Electron Devices Meeting (IEDM). She has served as an Editor for IEEE TRANSACTIONS ON ELECTRON DEVICES from 2019 to 2022. She also serves as an Editor for 2315 IEEE ELECTRON DEVICE LETTERS. She also serves on the EDS Compound Semiconductor Devices & Circuits Committee.



Sameh Khalil received the Ph.D. degree from the 2361 University of Toronto, Toronto, ON, Canada, for his 2362 research work on lateral super junction LDMOSTs 2363 where he pioneered how to terminate the super 2364 junction pillars in such 3-D structures and imple-2365 mented the first experimental lateral super junction 2366 devices. 2367

He was with imec, Leuven, Belgium, International 2368 Rectifier (now Infineon Technologies), El Segundo, 2369 CA, USA, and HRL Laboratories. He has been with 2370 Infineon Technologies since 2015. He is currently a 2371

Senior Principal Engineer with Infineon Technologies Americas Corporation. 2372 He heads a global gallium nitride (GaN) design-for-reliability team. He gave 2373 many presentations, participated in invited talks and panels, and moderated 2374 workshops at international conferences. 2375

Dr. Khalil has served on the Technical Program Committee at IRPS, 2376 ISPSD, and WiPDA. He was the General Chair of WiPDA 2021. He is 2377 also the Co-Chair of the JC701.1 Sub-Committee of the JEDEC's Task 2378 Group concerned with Standards of GaN Power Conversion Semiconductor 2379 Reliability and Oualification Procedures. 2380



Thomas Aichinger received the Ph.D. degree in electrical engineering from the Vienna University of Technology, Vienna, Austria, in 2010.

From 2011 to 2012, he was a Post-Doctoral Researcher with Penn State University, State College, PA, USA. Since 2012, he has been with the SiC MOSFET Technology Development Team, Infineon Technologies, El Segundo, CA, USA. He has contributed to more than 80 scientific publications, including journal articles, conference papers, and book chapters.

Dr. Aichinger has been serving on the Technical Committee of IRPS and 2392 2393 WiPDa. He is currently serving as the Task Group Co-Chair within the JEDEC Sub-Committee JC.70.2 focusing on Standards for SiC Power Electronic Conversion Semiconductor Reliability & Qualification Procedures.



Matteo Meneghini (Senior Member, IEEE) received 2412 the Ph.D. degree from the University of Padua, 2413 Padua, Italy, with a focus on the optimization of 2414 gallium nitride (GaN)-based LED and laser struc-2415 tures. 2416

He is currently a Full Professor with the Depart-2417 ment of Information Engineering, University of 2418 Padua. His main interests are the characterization, 2419 reliability, and modeling of compound semiconduc-2420 tor devices [LEDs, laser diodes, and high electron 2421 mobility transistors (HEMTs)], and optoelectronic 2422

components, including solar cells. Within these activities, he has published 2423 more than 400 journal articles and conference proceedings papers. 2424



Sandeep R. Bahl (Senior Member, IEEE) received the Ph.D. degree from the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, in 1993.

He worked at HP/Agilent. He is currently a Distinguished Member of the Technical Staff, Texas Instruments (TI), Dallas, TX, USA, responsible for the reliability of TI gallium nitride (GaN) parts. He has hands-on experience in many aspects of technology development, including coinventing TI's direct-drive GaN architecture, creating application reliability methodology for GaN, and cofounding

TI's GaN product line. He played a key role in the GaN industry standard-2407 ization effort, which has led to the formation of the JEDEC JC70 Committee 2408 and the increasing market adoption of GaN. 2409

Dr. Bahl serves as the Co-Chair of the JC70 GaN Reliability Task Group 2410 and led the first JEDEC GaN Reliability Guideline, JEP180. 2411



Alain B. Charles received the Ph.D. degree from 2425 the Institut National des Sciences Appliquées de 2426 Toulouse, Toulouse, France, in 1989, for his work 2427 on optical lithography. 2428

Through his international career, he pioneered 2429 most of the key changes in the semiconductor 2430 industry, such as subwavelength pattern printing 2431 (Motorola ATC, Mesa, AZ, USA) to 300-mm 2432 capability development (Semiconductor300, Dres-2433 den, Germany), to foundry enablement (Chartered 2434 Semiconductors, Singapore) to power technologies 2435

(International Rectifier, Newport, U.K.), and later the introduction of wide 2436 bandgap semiconductors (Infineon Technologies, El Segundo, CA, USA). 2437 Since 2021, he has been running his own consulting company (ABCsWorld 2438 Consulting, Redondo Beach, CA, USA) on power semiconductors and is 2439 serving on the Board of Cambridge GaN Devices. 2440

2381

2382

2383

2384

2385

2386

2387

2388

2389

2390

2391